Graph-based representations and coupled verification of VLSI schematics and layouts
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1990.
Main Author: | Bamji, Cyrus S |
---|---|
Other Authors: | Jonathan Allen. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/13999 |
Similar Items
-
Graph-based representations and coupled verification of VLSI schematics and layouts
Published: (2004) -
Automatic protoboard layout from circuit schematics
by: Mekonnen, Michael
Published: (2014) -
Layouts for the Shuffle-exchange Graph and Lower Bound Techniques for VLSI
by: Leighton, Frank Thomson
Published: (2023) -
Generating efficient layouts from optimized MOS circuit schematics
Published: (2004) -
Algorithms for string and graph layout
by: Newman, Alantha.
Published: (2005)