Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures
Main Authors: | Nguyen, Quan, Sanchez, Daniel |
---|---|
Other Authors: | Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory |
Format: | Article |
Language: | English |
Published: |
ACM|MICRO'21: 54th Annual IEEE/ACM International Symposium on Microarchitecture
2022
|
Online Access: | https://hdl.handle.net/1721.1/146119 |
Similar Items
-
Accelerating Irregular Applications with Pipeline Parallelism
by: Nguyen, Quan Minh
Published: (2022) -
Architecture and Application Co-Design for Beyond-FPGA Reconfigurable Acceleration Devices
by: Andrew Boutros, et al.
Published: (2022-01-01) -
A scalable architecture for ordered irregular parallelism
by: Sanchez, Daniel
Published: (2021) -
Pipette: Improving Core Utilization on Irregular Applications through Intra-Core Pipeline Parallelism
by: Nguyen, Quan M, et al.
Published: (2022) -
Architectural Support for Effective Data Compression In Irregular Applications
by: Yang, Yifan
Published: (2022)