A Fast Multiport Memory Based on Single-port Memory Cells
We present a new design for dual-port memories that uses single-port memory cells but guarantees fast deterministic read/write access. The basic unit of storage is the word, rather than the bit, and addresses conflicts result in bit errors that are removed by correction circuitry. The addressing sch...
| Main Authors: | , |
|---|---|
| Published: |
2023
|
| Online Access: | https://hdl.handle.net/1721.1/149182 |
| _version_ | 1826196310966927360 |
|---|---|
| author | Rivest, Ronald L. Glasser, L. |
| author_facet | Rivest, Ronald L. Glasser, L. |
| author_sort | Rivest, Ronald L. |
| collection | MIT |
| description | We present a new design for dual-port memories that uses single-port memory cells but guarantees fast deterministic read/write access. The basic unit of storage is the word, rather than the bit, and addresses conflicts result in bit errors that are removed by correction circuitry. The addressing scheme uses Galois field arithmetic to guarantee that the maximum number of bit errors in any word accessed is one. These errors can be corrected every time with a simple correction scheme. The scheme can be generalized to an arbitrary number of ports. |
| first_indexed | 2024-09-23T10:24:53Z |
| id | mit-1721.1/149182 |
| institution | Massachusetts Institute of Technology |
| last_indexed | 2024-09-23T10:24:53Z |
| publishDate | 2023 |
| record_format | dspace |
| spelling | mit-1721.1/1491822023-03-30T04:02:07Z A Fast Multiport Memory Based on Single-port Memory Cells Rivest, Ronald L. Glasser, L. We present a new design for dual-port memories that uses single-port memory cells but guarantees fast deterministic read/write access. The basic unit of storage is the word, rather than the bit, and addresses conflicts result in bit errors that are removed by correction circuitry. The addressing scheme uses Galois field arithmetic to guarantee that the maximum number of bit errors in any word accessed is one. These errors can be corrected every time with a simple correction scheme. The scheme can be generalized to an arbitrary number of ports. 2023-03-29T14:35:19Z 2023-03-29T14:35:19Z 1991-07 https://hdl.handle.net/1721.1/149182 26707662 MIT-LCS-TM-455 application/pdf |
| spellingShingle | Rivest, Ronald L. Glasser, L. A Fast Multiport Memory Based on Single-port Memory Cells |
| title | A Fast Multiport Memory Based on Single-port Memory Cells |
| title_full | A Fast Multiport Memory Based on Single-port Memory Cells |
| title_fullStr | A Fast Multiport Memory Based on Single-port Memory Cells |
| title_full_unstemmed | A Fast Multiport Memory Based on Single-port Memory Cells |
| title_short | A Fast Multiport Memory Based on Single-port Memory Cells |
| title_sort | fast multiport memory based on single port memory cells |
| url | https://hdl.handle.net/1721.1/149182 |
| work_keys_str_mv | AT rivestronaldl afastmultiportmemorybasedonsingleportmemorycells AT glasserl afastmultiportmemorybasedonsingleportmemorycells AT rivestronaldl fastmultiportmemorybasedonsingleportmemorycells AT glasserl fastmultiportmemorybasedonsingleportmemorycells |