Software-Extended Coherent Shared Memory: Performance and Cost
This paper evaluates the tradeoffs involved when designing a directory-based protocol that implements coherent shared memory through a combination of hardware and software mechanisms. The fundamental design decisions involve balancing the size and cost of the hardware directory and control, the comp...
| Main Authors: | , |
|---|---|
| Published: |
2023
|
| Online Access: | https://hdl.handle.net/1721.1/149214 |
| _version_ | 1826194572205621248 |
|---|---|
| author | Chaiken, David Agarwal, Anant |
| author_facet | Chaiken, David Agarwal, Anant |
| author_sort | Chaiken, David |
| collection | MIT |
| description | This paper evaluates the tradeoffs involved when designing a directory-based protocol that implements coherent shared memory through a combination of hardware and software mechanisms. The fundamental design decisions involve balancing the size and cost of the hardware directory and control, the complexity of the software interface, and the overall performance of the system. In order to study these design problems, we experiment with a spectrum of cache-coherence schemes, raging from a full-map directory that supports all sharing patterns in hardware to an implementation that performs all memory-side actions in software. |
| first_indexed | 2024-09-23T09:58:20Z |
| id | mit-1721.1/149214 |
| institution | Massachusetts Institute of Technology |
| last_indexed | 2024-09-23T09:58:20Z |
| publishDate | 2023 |
| record_format | dspace |
| spelling | mit-1721.1/1492142023-03-30T04:06:16Z Software-Extended Coherent Shared Memory: Performance and Cost Chaiken, David Agarwal, Anant This paper evaluates the tradeoffs involved when designing a directory-based protocol that implements coherent shared memory through a combination of hardware and software mechanisms. The fundamental design decisions involve balancing the size and cost of the hardware directory and control, the complexity of the software interface, and the overall performance of the system. In order to study these design problems, we experiment with a spectrum of cache-coherence schemes, raging from a full-map directory that supports all sharing patterns in hardware to an implementation that performs all memory-side actions in software. 2023-03-29T14:37:18Z 2023-03-29T14:37:18Z 1993-10 https://hdl.handle.net/1721.1/149214 MIT-LCS-TM-493 application/pdf |
| spellingShingle | Chaiken, David Agarwal, Anant Software-Extended Coherent Shared Memory: Performance and Cost |
| title | Software-Extended Coherent Shared Memory: Performance and Cost |
| title_full | Software-Extended Coherent Shared Memory: Performance and Cost |
| title_fullStr | Software-Extended Coherent Shared Memory: Performance and Cost |
| title_full_unstemmed | Software-Extended Coherent Shared Memory: Performance and Cost |
| title_short | Software-Extended Coherent Shared Memory: Performance and Cost |
| title_sort | software extended coherent shared memory performance and cost |
| url | https://hdl.handle.net/1721.1/149214 |
| work_keys_str_mv | AT chaikendavid softwareextendedcoherentsharedmemoryperformanceandcost AT agarwalanant softwareextendedcoherentsharedmemoryperformanceandcost |