Addressing Partitioned Arrays in Distributed Memory Multiprocessors - the Software Virtual Memory Approach
Harnessing the full performance potential of cache-coherent distributed shared memory multiprocessors without inordinate user effort requires a compilation technology that can automatically manage multiple levels of memory hierarchy. This paper describes a working compiler for such machines that aut...
Main Authors: | Barua, Rajeev, Kranz, David, Agarwal, Anant |
---|---|
Published: |
2023
|
Online Access: | https://hdl.handle.net/1721.1/149238 |
Similar Items
-
Automatic Partitioning of Parallel Loops and Data Arrays for Distributed Shared-memory Multiprocessors
by: Agarwal, Anant, et al.
Published: (2023) -
Global partitioning of parallel loops and data arrays for caches and distributed memory in multiprocessors
by: Barua, Rajeev K. (Rajeev Kumar)
Published: (2007) -
Global Partitioning of Parallel loops and Data Arrays for Caches and Distributed Memory in Multiprocessors
by: Barua, Rajeev K.
Published: (2023) -
Communication-Minimal Partitioning of Parallel Loops and Data Arrays for Cache-Coherent Distributed -Memory Multiprocess
by: Barua, Rajeev, et al.
Published: (2023) -
Automatic Partitioning of Parallel Loops for Cache-coherent Multiprocessors
by: Agarwal, Anant, et al.
Published: (2023)