Routing the Power and Ground Wires on a VLSI Chip
This thesis presents four new algorithms to route noncrossing power and ground trees in one metal layer of a VLSI chip. The implementation of the best algorithm forms MIT's Placement-Interconnect (PI) Project's power-ground routing phase. The input to this power-ground algorithm is a set...
| Main Author: | Moulton, Andrew Strout |
|---|---|
| Other Authors: | Rivest, Ronald L. |
| Published: |
2023
|
| Online Access: | https://hdl.handle.net/1721.1/149595 |
Similar Items
-
Routing the power and ground wires on a VLSI chip
by: Moulton, Andrew Strout
Published: (2005) -
Routing in the third dimension : from VLSI chips to MCMs /
by: 290513 Sherwani, Naveed A., et al.
Published: (1995) -
Power dissipation in vlsi wire routing via binary particle swarm optimization technique /
by: Lam, Fong Wai, 1989- author, et al.
Published: (2012) -
Power dissipation in vlsi wire routing via binary particle swarm optimization technique [electronic resources] /
by: Lam, Fong Wai, 1989-, author
Published: (2012) -
Internal microprobing at VLSI chips
by: Liu, Po Ching., et al.
Published: (2008)