Design and Implementation of a Packet Switched Routing Chip

Design and Implementation of a Packet Switched Routing Chip

Monsoon is a parallel processing dataflow computer that will require a high bandwidth interconnection network. A packet switched routing chip (PaRC) is described that will be used as the basis of this network. PaRC is a 4 by 4 routing switch which has been designed and fabricated as a CMOS gate ar...

Full description

Bibliographic Details
Main Author:	Joerg, Christopher Frank
Published:	2023
Online Access:	https://hdl.handle.net/1721.1/149693

Similar Items

Design and implementation of a packet switched routing chip
by: Joerg, Christopher F. (Christopher Frank)
Published: (2005)

Implementation issues for a packet switched routing chip
by: Rao, Gowri A
Published: (2007)

Adaptive routing in packet-switched networks using agents updating methods
by: Saleh, Mohammad, et al.
Published: (2003)

An efficient innovative method to decrease routing table size in packet switched networks
by: Baygi, Maassoumeh Javadi, et al.
Published: (2013)

Schemes for lost packets replacement in a packet switching speech network
by: Tan, Leonard Wee Yean.
Published: (2011)

Routing Networks for Packet Communication Systems
by: Boughton, George Andrew
Published: (2023)

Contention resolutions in optical packet switches
by: Li, Yi
Published: (2011)

Design and analysis of optical packet switching systems with multicast capability
by: Huang, Qirui
Published: (2011)

A CATV-Based High-speed Packet-switching Network Design
by: Feldmeier, David Charles
Published: (2023)

Running in circles : packet routing on ring networks
by: Bradley, William F. (William Francis), 1973-
Published: (2005)

Effective data transmission in optical packet switches
by: Huang, Ding Quan Nicholas.
Published: (2009)

Noise analysis of photonic packet switching systems
by: Fang, Wei
Published: (2008)

Approximating fluid schedules in packet-switched networks
by: Rosenblum, Michael Aaron, 1976-
Published: (2005)

On the flow-level dynamics of a packet-switched network
by: Moallemi, Ciamac C., et al.
Published: (2012)

A new architecture for packet switching network protocols
by: Zhang, Lixia
Published: (2005)

Design of multicast scheduling algorithms for packet-oriented input-queued switches
by: Zhou, Weicong.
Published: (2011)

An Algorithm for Rate Allocation in a Packet-Switching Network With Feedback
by: Charny, Anna
Published: (2023)

Performance evaluation of a multi-wavelength and multicast packet switch
by: Chen, Wen.
Published: (2009)

An algorithm for rate allocation in a packet-switching network with feedback
by: Charny, Anna
Published: (2005)

Scheduling techniques for packet routing, load, balancing and disk scheduling
by: Andrews, Matthew
Published: (2008)

A Model for Window Based Flow Control Packet-Switched Networks
by: Yang, Xiaowei
Published: (2023)

A survey on the chronological evolution of timestamp schedulers in packet switching networks
by: Miaji, Yaser, et al.
Published: (2009)

A model for window based flow control packet-switched networks
by: Yang, Xiaowei, 1974-
Published: (2009)

Adaptive dual threshold multi-class scheduling for packet switch.
by: Abdul Rahman, Abdul Aziz, et al.
Published: (2010)

Wavelet-based adaptive video coding for packet-switching networks
by: Gu, Ye
Published: (2007)

Throughput analysis of input-queued packet switches : multicasting and speedup
by: Maruta, Toru, 1967-
Published: (2005)

High-bandwidth packet switching on the raw general-purpose architecture
by: Chuvpilo, Gleb Albertovich, 1979-
Published: (2014)

Packet Transactions: High-Level Programming for Line-Rate Switches
by: Cheung, Alvin, et al.
Published: (2017)

Design and fabrication of a microfluidic chip for living cell transportation and switching
by: Sun, Yi
Published: (2008)

low-energy mobile packet radio networks : routing, scheduling, and architecture
by: Kassab, Hisham Ibrahim
Published: (2005)

VLSI design & implementation for system-on-chip applications
by: Sreya Banerjee.
Published: (2013)

Analysis and design of on-chip antenna and its switch in 65nm CMOS
by: Deng, Tianwei
Published: (2013)

Routing the Power and Ground Wires on a VLSI Chip
by: Moulton, Andrew Strout
Published: (2023)

Routing the power and ground wires on a VLSI chip
by: Moulton, Andrew Strout
Published: (2005)

Oblivious Routing in On-Chip Bandwidth-Adaptive Networks
by: Kinsy, Michel, et al.
Published: (2009)

Efficient accelerated simulation technique for packet switched networks : a buffer with two priority inputs
by: Ariffin, Sharifah H. S., et al.
Published: (2004)

Self-Synchronization Scheme for OTDM Packet Signal Using a Symmetric Mach Zehnder Switch
by: Ngah, Razali, et al.
Published: (2005)

An Efficient Implementation of A Hierarchical Weighted Fair Queue Packet Scheduler
by: Ndiaye, Oumar
Published: (2023)

An efficient implementation of a hierarchitcal weighted fair queue packet scheduler
by: Ndiaye, Oumar, 1966-
Published: (2005)

Increasing packet delivery in Ad hoc On-Demand Distance Vector (AODV) routing protocol
by: Ahmad, Noor Azlan, et al.
Published: (2008)