Scalar Operand Networks: On-chip interconnect for ILP in Partitioned Architechures

Scalar Operand Networks: On-chip interconnect for ILP in Partitioned Architechures

Bibliographic Details
Main Authors:	Taylor, Michael Bedford, Lee, Walter, Amarasinghe, Saman, Agarwal, Anant
Published:	2023
Online Access:	https://hdl.handle.net/1721.1/149959

Similar Items

Scalar Operand Networks: Design, Implementation, and Analysis
by: Taylor, Michael Bedford, et al.
Published: (2005)

How to Build Scalable On-Chip ILP Networks for a Decentralized Architecture
by: Taylor, Michael Bedford, et al.
Published: (2023)

The Other Face of On-Chip Interconnect
by: Agarwal, Anant
Published: (2010)

Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures
by: Agarwal, Anant, et al.
Published: (2008)

Cimple: instruction and memory level parallelism: a DSL for uncovering ILP and MLP
by: Kiriansky, Vladimir, et al.
Published: (2020)

Power-efficient design of 16-bit mixed-operand multipliers
by: Pornpromlikit, Sataporn, 1979-
Published: (2005)

Maps: a Compiler-Managed Memory System for RAW Machines
by: Barua, Rajeev, et al.
Published: (2023)

Energy scalability of on-chip interconnection networks
by: Konstantakopoulos, Theodoros K., 1977-
Published: (2008)

Reptile : a distributed ILP compiler
by: Bratt, Ian (Ian R.)
Published: (2006)

Partitioning Strategies for Concurrent Programming
by: Devadas, Srinivas, et al.
Published: (2009)

Partitioning Strategies for Concurrent Programming
by: Hoffmann, Henry Christian, et al.
Published: (2010)

Scalar quantization with noisy partitions and its application to Flash ADC design
by: Wang, Da, et al.
Published: (2014)

Automatic Partitioning of Parallel Loops for Cache-coherent Multiprocessors
by: Agarwal, Anant, et al.
Published: (2023)

Partitioning strategies: Spatiotemporal patterns of program decomposition
by: Hoffmann, Henry Christian, et al.
Published: (2010)

Plasmonic devices for on-chip optical interconnects
by: Ooi, Kelvin Jian Aun
Published: (2013)

Carbon nanotube interconnects for IC chips
by: Anwar Ali, Hashina Parveen
Published: (2007)

Designing Energy-Efficient Low-Diameter On-chip Networks with Equalized Interconnects
by: Joshi, Ajay J., et al.
Published: (2010)

Networks on chip for FPGAs
by: Agarwal, Shubham
Published: (2016)

A study of wireless inter-chip interconnect
by: Chen, Zhiming
Published: (2008)

Equalized on-chip interconnect : modeling, analysis, and design
by: Kim, Byungsub, 1978-
Published: (2010)

Process development of nanowires for off-chip interconnects
by: Chong, Ser Choong.
Published: (2008)

Addressing Partitioned Arrays in Distributed Memory Multiprocessors - the Software Virtual Memory Approach
by: Barua, Rajeev, et al.
Published: (2023)

Performance of intra-chip wireless interconnect using on-chip antennas and UWB radios
by: Sun, Mei, et al.
Published: (2010)

Trying to Act :: an Empirical study of investigating students behavior of ILP Yogyakarta
by: , KRISTIANTI, Niche, et al.
Published: (2007)

Automatic Partitioning of Parallel Loops and Data Arrays for Distributed Shared-memory Multiprocessors
by: Agarwal, Anant, et al.
Published: (2023)

Space - Time Scheduling of Instruction-Level Parallelism on a Raw Machine
by: Lee, Walter, et al.
Published: (2023)

Communication-Minimal Partitioning of Parallel Loops and Data Arrays for Cache-Coherent Distributed -Memory Multiprocess
by: Barua, Rajeev, et al.
Published: (2023)

Characterization and modeling of on-chip interconnects for silicon RFIC design
by: Ong, Beng Hwee
Published: (2008)

Development of a flip-chip composite interconnection system
by: Wong, Stephen Chee Khuen
Published: (2012)

Study of chip scale wireless interconnect systems and their antennas
by: Sun, Mei
Published: (2008)

TRANSFORMASI GEN ILP (Increasing Level of Polyploidy) PADA TOMAT â��MICROTOMâ��
by: , ANUNG WAHYUDI, SP, et al.
Published: (2011)

Variation aware design of data receiver circuits for one-chip optical interconnect
by: Mills, Michael James, 1978-
Published: (2014)

Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography
by: Amarasinghe, Saman P., et al.
Published: (2010)

Heterogeneous integration of two-dimensional materials for on-chip optical interconnects
by: Shiue, Ren-Jye, Ph. D. Massachusetts Institute of Technology
Published: (2018)

ATAC: A Manycore Processor with On-Chip Optical Network
by: Liu, Jifeng, et al.
Published: (2009)

An ILP Formulation for the Task Graph Scheduling Problem Tailored to Bi-Dimensional Reconfigurable Architectures
by: Redaelli, F., et al.
Published: (2010)

ATAC: A 1000-Core Cache-Coherent Processor with On-Chip Optical Network
by: Kurian, George, et al.
Published: (2011)

SWIFT: A SWing-reduced Interconnect For a Token-based Network-on-Chip in 90nm CMOS
by: Krishna, Tushar, et al.
Published: (2011)

Modeling Of Vertical Side Chip Interconnect Technology For 3-Dimensional Packaging
by: Tan , Ai Heong
Published: (2015)

Investigating the impact of on-chip interconnection noise on dynamic thermal management efficiency
by: Rahimipour, Somayeh, et al.
Published: (2015)