Scalar Operand Networks: On-chip interconnect for ILP in Partitioned Architechures

Scalar Operand Networks: On-chip interconnect for ILP in Partitioned Architechures

Bibliographic Details
Main Authors:	Taylor, Michael Bedford, Lee, Walter, Amarasinghe, Saman, Agarwal, Anant
Published:	2023
Online Access:	https://hdl.handle.net/1721.1/149959

Similar Items

Scalar Operand Networks: Design, Implementation, and Analysis
by: Taylor, Michael Bedford, et al.
Published: (2005)

How to Build Scalable On-Chip ILP Networks for a Decentralized Architecture
by: Taylor, Michael Bedford, et al.
Published: (2023)

The Other Face of On-Chip Interconnect
by: Agarwal, Anant
Published: (2010)

Fuzzy Operands of Semigroups
by: Pavel Pal, et al.
Published: (2014-06-01)

Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures
by: Agarwal, Anant, et al.
Published: (2008)

An interconnect-free micro-electromechanical 7-bit arithmetic device for multi-operand programmable computing
by: Xuecui Zou, et al.
Published: (2023-04-01)

Cimple: instruction and memory level parallelism: a DSL for uncovering ILP and MLP
by: Kiriansky, Vladimir, et al.
Published: (2020)

Reducing the Delay for Decoding Instructions by Predicting Their Source Register Operands
by: Sanghyun Park, et al.
Published: (2020-05-01)

Power-efficient design of 16-bit mixed-operand multipliers
by: Pornpromlikit, Sataporn, 1979-
Published: (2005)

STUDY OF MATHEMATICAL MODEL OF TWO-OPERAND GROUP MATRIX CRYPTOGRAPHIC TRANSFORMATION
by: Є. В. Ланських, et al.
Published: (2018-03-01)

Energy scalability of on-chip interconnection networks
by: Konstantakopoulos, Theodoros K., 1977-
Published: (2008)

An aggregate modelling approach to examine the role of technology in operant and operand resources for value creation
by: Ming-Hsiung Hsiao
Published: (2022-09-01)

On partition functions and phases of scalars in AdS
by: Astha Kakkar, et al.
Published: (2022-07-01)

Network on-Chip Optical Interconnects – Issues and Challenges
by: Khurram Aziz, et al.
Published: (2009-12-01)

Network partitioning and IP placement in network on chip /
by: Asrani Lit, 1984-, et al.
Published: (2012)

Network partitioning and IP placement in network on chip
by: Lit, Asrani
Published: (2012)

Maps: a Compiler-Managed Memory System for RAW Machines
by: Barua, Rajeev, et al.
Published: (2023)

The Kuala Lumpur golden triangle preliminary analysis : Pertubuhan Akitek Malaysia and Aga Khan program for Islamic architechure joint study project/
by: Kuala Lumpur Pertubuhan Akitek Malaysia and Aga Khan program for Islamic architechure joint study project, et al.
Published: (1985)

Reptile : a distributed ILP compiler
by: Bratt, Ian (Ian R.)
Published: (2006)

On-chip communication architectures : system on chip interconnect /
by: 367191 Pasricha, Sudeep, et al.
Published: (2008)

GRATING-ASSISTED WAVE-GUIDE CHIP-TO-CHIP INTERCONNECTS
by: Chan, G, et al.
Published: (1994)

ILP Based Power-Aware Test Time Reduction Using On-Chip Clocking in NoC Based SoC
by: Harikrishna Parmar, et al.
Published: (2019-06-01)

Towards ILP-based LTLf passive learning
by: Ielo, A, et al.
Published: (2023)

ILP−based Conceptual Analysis for Chinese NPs
by: Ji, P, et al.
Published: (2008)

Little string instanton partition functions and scalar propagators
by: Baptiste Filoche, et al.
Published: (2023-08-01)

Partitioning Strategies for Concurrent Programming
by: Devadas, Srinivas, et al.
Published: (2009)

Network partitioning and IP placement in network on chip [electronic resource] /
by: Asrani Lit, 1984-
Published: (2012)

Carbon nanotube interconnects for IC chips
by: Anwar Ali, Hashina Parveen
Published: (2007)

Plasmonic devices for on-chip optical interconnects
by: Ooi, Kelvin Jian Aun
Published: (2013)

Partitioning Strategies for Concurrent Programming
by: Hoffmann, Henry Christian, et al.
Published: (2010)

Delta Multi-Stage Interconnection Networks for Scalable Wireless On-Chip Communication
by: Sirine Mnejja, et al.
Published: (2020-05-01)

Designing Energy-Efficient Low-Diameter On-chip Networks with Equalized Interconnects
by: Joshi, Ajay J., et al.
Published: (2010)

dSmad2 differentially regulates dILP2 and dILP5 in insulin producing and circadian pacemaker cells in unmated adult females.
by: Samuel L Goldsmith, et al.
Published: (2023-01-01)

On-chip interconnect with aelite : composable and predictable systems /
by: 515761 Hansson, Andreas, et al.
Published: (c201)

Equalized on-chip interconnect : modeling, analysis, and design
by: Kim, Byungsub, 1978-
Published: (2010)

Process development of nanowires for off-chip interconnects
by: Chong, Ser Choong.
Published: (2008)

A study of wireless inter-chip interconnect
by: Chen, Zhiming
Published: (2008)

Automatic Partitioning of Parallel Loops for Cache-coherent Multiprocessors
by: Agarwal, Anant, et al.
Published: (2023)

Partitioning strategies: Spatiotemporal patterns of program decomposition
by: Hoffmann, Henry Christian, et al.
Published: (2010)

M3ICRO: Machine learning-enabled compact photonic tensor core based on programmable multi-operand multimode interference
by: Jiaqi Gu, et al.
Published: (2024-03-01)