The control of a high-speed, low-jitter pulse generator
Thesis: M.S., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 1986
Main Author: | Fitzpatrick, T. A. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science. |
Format: | Thesis |
Published: |
Massachusetts Institute of Technology
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/1721.1/151026 |
Similar Items
-
High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008) -
Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009) -
Femtosecond fiber lasers at 1550 nm for high repetition rates and low timing jitter
by: Morse, Jonathan Lee
Published: (2013) -
Low jitter frequency multiplier
by: Yin, Jee Khoi
Published: (2011) -
A low-skew, low jitter receiver circuit for on-chip optical clock distribution
by: Drego, Nigel Anthony, 1980-
Published: (2014)