A Continuous-Time Pipeline ADC with Reduced Sensitivity to Clock Jitter
With the advent of the fifth-generation (5G) standard for cellular networks, direct RF receivers are becoming popular in applications such as cellular base stations. Such systems require analog-to-digital converters (ADC) with a high dynamic range over a large digitization bandwidth (> 500 MHz)....
Main Author: | Mittal, Rishabh |
---|---|
Other Authors: | Lee, Hae-Seung |
Format: | Thesis |
Published: |
Massachusetts Institute of Technology
2023
|
Online Access: | https://hdl.handle.net/1721.1/151650 |
Similar Items
-
A sampling jitter tolerant continuous-time pipeline ADC
by: Mittal, Rishabh.
Published: (2020) -
Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009) -
Analysis and characterization of random skew and jitter in a novel clock network
by: Gutnik, Vadim
Published: (2014) -
Precision hybrid pipelined ADC
by: Markova, Mariana (Mariana T.)
Published: (2014) -
Jitter analysis of polyphase filter-based multiphase clock in frequency multiplier
by: Yin, Jee Khoi, et al.
Published: (2013)