A Continuous-Time Pipeline ADC with Reduced Sensitivity to Clock Jitter
With the advent of the fifth-generation (5G) standard for cellular networks, direct RF receivers are becoming popular in applications such as cellular base stations. Such systems require analog-to-digital converters (ADC) with a high dynamic range over a large digitization bandwidth (> 500 MHz)....
Main Author: | Mittal, Rishabh |
---|---|
Other Authors: | Lee, Hae-Seung |
Format: | Thesis |
Published: |
Massachusetts Institute of Technology
2023
|
Online Access: | https://hdl.handle.net/1721.1/151650 |
Similar Items
-
A sampling jitter tolerant continuous-time pipeline ADC
by: Mittal, Rishabh.
Published: (2020) -
Continuous-Time Pipelined ADC: A Breed of Continuous-Time ADCs for Wideband Data Conversion
by: Hajime Shibata
Published: (2023-01-01) -
Techniques for low jitter clock multiplication
by: Helal, Belal M., 1971-
Published: (2009) -
A passive second‐order noise‐shaping SAR ADC architecture with increased freedom in NTF synthesis and relaxed clock‐jitter issue
by: Weihao Wang, et al.
Published: (2022-07-01) -
Review and Comparison of Clock Jitter Noise Reduction Techniques for Lowpass Continuous-Time Delta-Sigma Modulators
by: Hairong Chang, et al.
Published: (2017-09-01)