Efficient Algorithms, Hardware Architectures and Circuits for Deep Learning Accelerators
Deep learning has permeated many industries due to its state-of-the-art ability to process complex data and uncover intricate patterns. However, it is computationally expensive. Researchers have shown in theory and practice that the progress of deep learning in many applications is heavily relian...
Main Author: | Wang, Miaorong |
---|---|
Other Authors: | Chandrakasan, Anantha P. |
Format: | Thesis |
Published: |
Massachusetts Institute of Technology
2023
|
Online Access: | https://hdl.handle.net/1721.1/152734 https://orcid.org/0009-0000-5896-5014 |
Similar Items
-
Algorithms and low power hardware for keyword spotting
by: Wang, Miaorong
Published: (2018) -
Efficient Hardware Architectures for Accelerating Deep Neural Networks: Survey
by: Pudi Dhilleswararao, et al.
Published: (2022-01-01) -
An Efficient Hardware Accelerator for the MUSIC Algorithm
by: Hui Chen, et al.
Published: (2019-05-01) -
An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks
by: Maurizio Capra, et al.
Published: (2020-07-01) -
Leveraging Bit-Serial Architectures for Hardware-Oriented Deep Learning Accelerators with Column-Buffering Dataflow
by: Xiaoshu Cheng, et al.
Published: (2024-03-01)