Microarchitecture Categorization and Pre-RTL Analytical Modeling for Sparse Tensor Accelerators
Specialized microarchitectures for exploiting sparsity have been critical to the design of sparse tensor accelerators. Sparseloop introduced the Sparse Acceleration Feature (SAF) abstraction, which unifies prior work on sparse tensor accelerators into a taxonomy of sparsity optimizations. Spars...
Main Author: | Feldman, Andrew |
---|---|
Other Authors: | Sze, Vivienne |
Format: | Thesis |
Published: |
Massachusetts Institute of Technology
2024
|
Online Access: | https://hdl.handle.net/1721.1/153859 |
Similar Items
-
Optimization of Microarchitecture and Dataflow for Sparse Tensor CNN Acceleration
by: Ngoc-Son Pham, et al.
Published: (2023-01-01) -
Accelerating RTL Simulation with Hardware-Software Co-Design
by: Elsabbagh, Fares, et al.
Published: (2024) -
TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators
by: Nayak, Nandeeka, et al.
Published: (2024) -
RTL Conversion Method From Pipelined Synchronous RTL Models Into Asynchronous Ones
by: Shogo Semba, et al.
Published: (2022-01-01) -
RTL cookbook/
by: 274324 Lancaster, Don
Published: (1969)