Activation frame memory management for the Monsoon processor

Activation frame memory management for the Monsoon processor

Thesis: M.S., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 1992

Bibliographic Details
Main Author:	Chiou, Derek.
Other Authors:	Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Format:	Thesis
Published:	Massachusetts Institute of Technology 2024
Subjects:	Electrical Engineering and Computer Science
Online Access:	https://hdl.handle.net/1721.1/156060

Similar Items

Processor mechanisms for software shared memory
by: Carter, Nicholas P. (Nicholas Parks)
Published: (2013)

Design of optoelectronic activation, local memory and weighting circuits for Compact Integrated Optoelectronic Neural (COIN) Co-processor
by: Tadele, Wegene Haile
Published: (2017)

Extending the reach of microprocessors : column and curious caching
by: Chiou, Derek
Published: (2013)

The design and performance analysis of an arbiter for a multi-processor shared-memory system
by: Merchant, Shahrukh S
Published: (2005)

Locality-aware cache hierarchy management for multicore processors
by: Kurian, George, Ph. D. Massachusetts Institute of Technology
Published: (2015)

An FPGA implementation of multicore, multithreaded powerPC processors with memory subsystem using Bluespec
by: Yamhure, Alessandro
Published: (2009)

Globally Synchronized Frames for guaranteed Quality-of-Service in shared memory systems
by: Lee, Jae Wook, Ph. D. Massachusetts Institute of Technology
Published: (2010)

An interrupt controller for the RAW processor
by: Saraswat, Anant K. (Anant Kumar), 1981-
Published: (2014)

Designing a processor in Bluespec
by: Dave, Nirav Hemant, 1982-
Published: (2006)

A reconfigurable arithmetic processor
by: Fiske, James Alexander Stuart
Published: (2005)

Multi-window frame grabber and parallel image processor for real-time industrial applications
by: Toh, Peng Seng.
Published: (2008)

Compiling methods for the Fresh Breeze processor
by: Fonger, Curtis George
Published: (2010)

An architecture synthesis system for embedded processors
by: Hadjiyiannis, George Ioannou
Published: (2014)

SUDS : automatic parallelization for raw processors
by: Frank, Matthew I
Published: (2005)

Flexible MIPS soft processor architecture
by: Carli, Roberto
Published: (2009)

A high-performance main-memory query engine on emerging many-core processors
by: Cheng, Xuntao
Published: (2018)

Improving main memory hash joins on Intel Xeon Phi processors
by: Jha, Saurabh, et al.
Published: (2018)

Low-voltage embedded biomedical processor design
by: Kwong, Joyce Y. S. (Joyce Yui Si)
Published: (2011)

The design of the amorphous computing project's prototype processor
by: Chou, Han (Han Boris), 1975-
Published: (2009)

Tao--an architecturally balanced reconfigurable hardware processor
by: Huang, Andrew S. (Andrew Shane)
Published: (2005)

AEGIS : a single-chip secure processor
by: Suh, Gookwon Edward, 1977-
Published: (2006)

The architecture and design of CCD processors for computer vision
by: Yang, Woodward
Published: (2005)

Multipass communication systems for tiled processor architectures
by: Shnidman, Nathan R. (Nathan Robert)
Published: (2007)

A streaming computation framework for the Cell Processor
by: Zhang, Xin David
Published: (2009)

Modeling and optimizing quality for networks of approximate processors
by: Secor, Matthew J. (Matthew Joelson)
Published: (2005)

Instruction prefetch strategies in a pipelined processor
by: McLellan, Hubert Rae
Published: (2007)

Superscalar processors via automatic microarchitecture transformations
by: Lis, Mieszko N. (Mieszko Norbert), 1977-
Published: (2014)

Cycle-accurate modeling of multicore processors on FPGAs
by: Khan, Asif I. (Asif Imtiaz)
Published: (2014)

A nanoelectromechanical-switch-based thermal management for 3-D integrated many-core memory-processor system
by: Huang, Xiwei, et al.
Published: (2012)

CMOS photonic processor-memory networks
by: Stojanovic, Vladimir Marko, et al.
Published: (2011)

Thermal management for large-scale multi-core processors
by: Cui, Yingnan
Published: (2016)

Of frames, scripts, and stories
by: Seow, Choong Huei
Published: (2017)

Low-power digital processor for wireless sensor networks
by: Finchelstein, Daniel Frederic
Published: (2006)

A multi-processor based digital beamforming system
by: Karagozyan, Kapriel
Published: (2005)

Code generation and optimization for embedded digital signal processors
by: Liao, Stan Yi-Huang, 1972-
Published: (2005)

Compiling array computations for the Fresh Breeze Parallel Processor
by: Ginzburg, Igor Arkadiy
Published: (2008)

AVIV : a retargetable code generator for embedded processors
by: Hanono, Silvina Zimi
Published: (2013)

The front end implementation of an audio beamformer for the RAW processor
by: Chen, Judy L. (Judy Lih-An), 1980-
Published: (2014)

WSIM configurable digital signal processor simulator/debugger
by: Ni, Wayland, 1982-
Published: (2005)

The service processor subsystem of the StarT-Voyager network of workstations
by: Bartley, Brad J. (Brad Jeremy)
Published: (2008)