A low-power analog logarithmic map circuit with offset and temperature compensation for use in bionic ears
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2002.
Main Author: | Sit, Ji-Jon, 1975- |
---|---|
Other Authors: | Rahul Sarpeshkar. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/16893 |
Similar Items
-
An Ultra-Low-Power Programmable Analog Bionic Ear Processor
by: Sarpeshkar, Rahul, et al.
Published: (2004) -
An asynchronous,low-power architecture for interleaved neural stimulation, using envelope and phase information
by: Sit, Ji-Jon, 1975-
Published: (2008) -
Temperature compensation for analog machine learners
by: Tiong, Nicholas Kung Hung
Published: (2019) -
Temperature compensation for analog machine learners (II)
by: Lee, Shawn Wei Han
Published: (2021) -
The boorish bionic brute
by: Teo, Fabian Ming Kai
Published: (2014)