Threshold voltage in pentacene field effect transistors with parylene dielectric
Thesis (M. Eng. and S.B.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2004.
Main Author: | Wang, Annie I. (Annie I-Jen), 1981- |
---|---|
Other Authors: | Akintunde Akinwande and Ioannis Kymissis. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/17998 |
Similar Items
-
Pentacene integrated thin-film transistors and circuits
by: Nausieda, Ivan Alexander
Published: (2010) -
Low temperature lithographically patterned metal oxide transistors for large area electronics
by: Wang, Annie I. (Annie I-Jen), 1981-
Published: (2011) -
The bias-stress effect in pentacene organic thin-film transistors
by: Ryu, Kyungbum
Published: (2010) -
Application of parylene as dielectric layers in field effect transistors
by: Liang, Shuqin.
Published: (2011) -
Morphology and performance in pentacene
by: Kymissis, Ioannis
Published: (2013)