A VLSI architecture for a data compression engine in a communications network

Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1989.

গ্রন্থ-পঞ্জীর বিবরন
প্রধান লেখক: Hou, Brian Ta-Cheng
অন্যান্য লেখক: Jon Allen.
বিন্যাস: গবেষণাপত্র
ভাষা:eng
প্রকাশিত: Massachusetts Institute of Technology 2006
বিষয়গুলি:
অনলাইন ব্যবহার করুন:http://hdl.handle.net/1721.1/29856
_version_ 1826214991800303616
author Hou, Brian Ta-Cheng
author2 Jon Allen.
author_facet Jon Allen.
Hou, Brian Ta-Cheng
author_sort Hou, Brian Ta-Cheng
collection MIT
description Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1989.
first_indexed 2024-09-23T16:14:32Z
format Thesis
id mit-1721.1/29856
institution Massachusetts Institute of Technology
language eng
last_indexed 2024-09-23T16:14:32Z
publishDate 2006
publisher Massachusetts Institute of Technology
record_format dspace
spelling mit-1721.1/298562019-04-11T01:41:54Z A VLSI architecture for a data compression engine in a communications network Hou, Brian Ta-Cheng Jon Allen. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1989. Includes bibliographical references. by Brian Ta-Cheng Hou. M.S. 2006-03-24T17:57:29Z 2006-03-24T17:57:29Z 1989 1989 Thesis http://hdl.handle.net/1721.1/29856 20226917 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 128 leaves 7271274 bytes 7287620 bytes application/pdf application/pdf application/pdf Massachusetts Institute of Technology
spellingShingle Electrical Engineering and Computer Science.
Hou, Brian Ta-Cheng
A VLSI architecture for a data compression engine in a communications network
title A VLSI architecture for a data compression engine in a communications network
title_full A VLSI architecture for a data compression engine in a communications network
title_fullStr A VLSI architecture for a data compression engine in a communications network
title_full_unstemmed A VLSI architecture for a data compression engine in a communications network
title_short A VLSI architecture for a data compression engine in a communications network
title_sort vlsi architecture for a data compression engine in a communications network
topic Electrical Engineering and Computer Science.
url http://hdl.handle.net/1721.1/29856
work_keys_str_mv AT houbriantacheng avlsiarchitectureforadatacompressionengineinacommunicationsnetwork
AT houbriantacheng vlsiarchitectureforadatacompressionengineinacommunicationsnetwork