Rapid designs for cache coherence protocol engines in Bluespec
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005.
Main Author: | Ng, Man Cheuk, 1980- |
---|---|
Other Authors: | Arvind. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2006
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/30166 |
Similar Items
-
Design and verification of adaptive cache coherence protocols
by: Shen, Xiaowei, 1966-
Published: (2014) -
Designing a processor in Bluespec
by: Dave, Nirav Hemant, 1982-
Published: (2006) -
Synchronization in timestamp-based cache coherence protocols
by: Nguyen, Quan Minh (Scientist in electrical engineering and computer science) Massachusetts Institute of Technology
Published: (2016) -
PHD--a hierarchical cache coherent protocol
by: Wallach, Deborah A. (Deborah Anne)
Published: (2005) -
Implementation of H.264 Decoder in Bluespec SystemVerilog
by: Lin, Chun-Chieh
Published: (2008)