Development of a programming model for the AEGIS secure processor
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005.
Main Author: | Sachdev, Ishan |
---|---|
Other Authors: | Srinivas Devadas. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2006
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/33343 |
Similar Items
-
AEGIS : a single-chip secure processor
by: Suh, Gookwon Edward, 1977-
Published: (2006) -
The AEGIS Processor Architecture for Tamper-Evident and Tamper-Resistant Processing
by: Suh, G. Edward, et al.
Published: (2023) -
The AEGIS Processor Architecture for Tamper-Evident and Private Tamper-Resistant Enviorments
by: Suh, G. Edward, et al.
Published: (2023) -
Developing secure, ultra-low power RISC processor
by: Ang, Kai Jun
Published: (2023) -
Developing secure, ultra-low power RISC processor
by: Lim, Jun Hao
Published: (2017)