Instruction prefetch strategies in a pipelined processor

Instruction prefetch strategies in a pipelined processor

Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1983.

书目详细资料
主要作者:	McLellan, Hubert Rae
其他作者:	Stephen A. Ward.
格式:	Thesis
语言:	eng
出版:	Massachusetts Institute of Technology 2007
主题:	Electrical Engineering and Computer Science.
在线阅读:	http://hdl.handle.net/1721.1/35328

相似书籍

Compilation-based prefetching for memory latency tolerance
由: Selvidge, Charles William
出版: (2005)

Software orchestration of instruction level parallelism on tiled processor architectures
由: Lee, Walter (Walter Cheng-Wan)
出版: (2006)

AXCIS : rapid processor architectural exploration using canonical instruction segments
由: Liu, Rose F. (Rose Frances)
出版: (2007)

A pipelined educational simulator for the ARM processor
由: Chia, Belinda Wei Qi
出版: (2022)

FPGA-aware custom instructions for reconfigurable instruction set processors
由: Lam, Siew Kei
出版: (2011)

Web caching and prefetching: what, why, and how?
由: Sulaiman, Sarina, et al.
出版: (2008)

Cache coherence strategies in a many-core processor
由: Celio, Christopher P
出版: (2011)

Analysis and optimization of a deeply pipelined FPGA soft processor
由: Cheah, Hui Yan, et al.
出版: (2015)

Compiler-based prefetching algorithm for recursive data structure
由: Anuar, Nurulhaini
出版: (2007)

Demystifying Windows Prefetch (solving real world security problems: hacking and protection)
由: Yeoh, Jun Yi
出版: (2022)

Designing a processor in Bluespec
由: Dave, Nirav Hemant, 1982-
出版: (2006)

A reconfigurable arithmetic processor
由: Fiske, James Alexander Stuart
出版: (2005)

Instruction-level power consumption simulator for modeling simple timing and power side channels in a 32-bit RISC-V micro-processor
由: Fang, Gloria(Gloria Yu Liang)
出版: (2021)

An interrupt controller for the RAW processor
由: Saraswat, Anant K. (Anant Kumar), 1981-
出版: (2014)

AEGIS : a single-chip secure processor
由: Suh, Gookwon Edward, 1977-
出版: (2006)

A streaming computation framework for the Cell Processor
由: Zhang, Xin David
出版: (2009)

Compiling methods for the Fresh Breeze processor
由: Fonger, Curtis George
出版: (2010)

Processor mechanisms for software shared memory
由: Carter, Nicholas P. (Nicholas Parks)
出版: (2013)

An architecture synthesis system for embedded processors
由: Hadjiyiannis, George Ioannou
出版: (2014)

SUDS : automatic parallelization for raw processors
由: Frank, Matthew I
出版: (2005)

Flexible MIPS soft processor architecture
由: Carli, Roberto
出版: (2009)

RISC processor in pipeline architecture /
由: 364117 Tsen, Yee Sun
出版: (2000)

Efficient Prefetch and Issue Scheduling Approaches for Simultaneous Multithreading Applied to Superscalar RISC-V Processor
由: Hananya Ribo, et al.
出版: (2025-01-01)

A multi-processor based digital beamforming system
由: Karagozyan, Kapriel
出版: (2005)

AVIV : a retargetable code generator for embedded processors
由: Hanono, Silvina Zimi
出版: (2013)

Demonstration system for a low-power classification processor
由: Rowe, David J. (David John), 1976-
出版: (2014)

A 1394 bus interface for the Chidi media processor
由: Liu, Yuan-Min, 1975-
出版: (2009)

A network element based fault tolerant processor
由: Abler, Todd A. (Todd Alan)
出版: (2005)

Development of a programming model for the AEGIS secure processor
由: Sachdev, Ishan
出版: (2006)

A data servicing subsystem for the Chidi reconfigurable processor
由: Lee, Mark (Mark Chung-Tao), 1975-
出版: (2009)

Multipass communication systems for tiled processor architectures
由: Shnidman, Nathan R. (Nathan Robert)
出版: (2007)

Low-voltage embedded biomedical processor design
由: Kwong, Joyce Y. S. (Joyce Yui Si)
出版: (2011)

The design of the amorphous computing project's prototype processor
由: Chou, Han (Han Boris), 1975-
出版: (2009)

Tao--an architecturally balanced reconfigurable hardware processor
由: Huang, Andrew S. (Andrew Shane)
出版: (2005)

The architecture and design of CCD processors for computer vision
由: Yang, Woodward
出版: (2005)

Modeling and optimizing quality for networks of approximate processors
由: Secor, Matthew J. (Matthew Joelson)
出版: (2005)

Superscalar processors via automatic microarchitecture transformations
由: Lis, Mieszko N. (Mieszko Norbert), 1977-
出版: (2014)

Cycle-accurate modeling of multicore processors on FPGAs
由: Khan, Asif I. (Asif Imtiaz)
出版: (2014)

Activation frame memory management for the Monsoon processor
由: Chiou, Derek.
出版: (2024)

An architecture study of a Byzantine-resilient processor using authentication
由: Clark, Anne L. (Anne Lauren)
出版: (2006)