Low energy digital circuit design using sub-threshold operation
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, February 2006.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2008
|
| Subjects: | |
| Online Access: | http://dspace.mit.edu/handle/1721.1/35527 http://hdl.handle.net/1721.1/35527 |
| _version_ | 1826217755258388480 |
|---|---|
| author | Calhoun, Benton Highsmith, 1978- |
| author2 | Anantha P. Chandrakasan. |
| author_facet | Anantha P. Chandrakasan. Calhoun, Benton Highsmith, 1978- |
| author_sort | Calhoun, Benton Highsmith, 1978- |
| collection | MIT |
| description | Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, February 2006. |
| first_indexed | 2024-09-23T17:08:37Z |
| format | Thesis |
| id | mit-1721.1/35527 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T17:08:37Z |
| publishDate | 2008 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/355272019-04-12T09:23:21Z Low energy digital circuit design using sub-threshold operation Calhoun, Benton Highsmith, 1978- Anantha P. Chandrakasan. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, February 2006. Includes bibliographical references (p. 189-202). Scaling of process technologies to deep sub-micron dimensions has made power management a significant concern for circuit designers. For emerging low power applications such as distributed micro-sensor networks or medical applications, low energy operation is the primary concern instead of speed, with the eventual goal of harvesting energy from the environment. Sub-threshold operation offers a promising solution for ultra-low-energy applications because it often achieves the minimum energy per operation. While initial explorations into sub-threshold circuits demonstrate its promise, sub-threshold circuit design remains in its infancy. This thesis makes several contributions that make sub-threshold design more accessible to circuit designers. First, a model for energy consumption in sub-threshold provides an analytical solution for the optimum VDD to minimize energy. Fitting this model to a generic circuit allows easy estimation of the impact of processing and environmental parameters on the minimum energy point. Second, analysis of device sizing for sub-threshold circuits shows the trade-offs between sizing for minimum energy and for minimum voltage operation. (cont.) A programmable FIR filter test chip fabricated in 0.18pum bulk CMOS provides measurements to confirm the model and the sizing analysis. Third, a low-overhead method for integrating sub-threshold operation with high performance applications extends dynamic voltage scaling across orders of magnitude of frequency and provides energy scalability down to the minimum energy point. A 90nm bulk CMOS test chip confirms the range of operation for ultra-dynamic voltage scaling. Finally, sub-threshold operation is extended to memories. Analysis of traditional SRAM bitcells and architectures leads to development of a new bitcell for robust sub-threshold SRAM operation. The sub-threshold SRAM is analyzed experimentally in a 65nm bulk CMOS test chip. by Benton H. Calhoun. Ph.D. 2008-01-10T17:27:31Z 2008-01-10T17:27:31Z 2005 2006 Thesis http://dspace.mit.edu/handle/1721.1/35527 http://hdl.handle.net/1721.1/35527 72679641 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/35527 http://dspace.mit.edu/handle/1721.1/7582 202 p. application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Calhoun, Benton Highsmith, 1978- Low energy digital circuit design using sub-threshold operation |
| title | Low energy digital circuit design using sub-threshold operation |
| title_full | Low energy digital circuit design using sub-threshold operation |
| title_fullStr | Low energy digital circuit design using sub-threshold operation |
| title_full_unstemmed | Low energy digital circuit design using sub-threshold operation |
| title_short | Low energy digital circuit design using sub-threshold operation |
| title_sort | low energy digital circuit design using sub threshold operation |
| topic | Electrical Engineering and Computer Science. |
| url | http://dspace.mit.edu/handle/1721.1/35527 http://hdl.handle.net/1721.1/35527 |
| work_keys_str_mv | AT calhounbentonhighsmith1978 lowenergydigitalcircuitdesignusingsubthresholdoperation |