Multipass communication systems for tiled processor architectures
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2006.
Main Author: | Shnidman, Nathan R. (Nathan Robert) |
---|---|
Other Authors: | Anant Agarwal. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/36137 |
Similar Items
-
Software orchestration of instruction level parallelism on tiled processor architectures
by: Lee, Walter (Walter Cheng-Wan)
Published: (2006) -
System to test sensitivity to head tracking error in virtual environments
by: Shnidman, Nathan R. (Nathan Robert)
Published: (2008) -
An architecture synthesis system for embedded processors
by: Hadjiyiannis, George Ioannou
Published: (2014) -
A shared-memory multiprocessor system using the raw tiled architecture
by: Jakab, Levente, 1981-
Published: (2005) -
Load-balanced rendering on a general-purpose tiled architecture
by: Chen, Jiawen (Jiawen Kevin)
Published: (2006)