High-speed, economical design implementation of transit network router
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1995.
Main Author: | Hara, Kazuhiro |
---|---|
Other Authors: | Thomas F. Knight, Jr. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/36571 |
Similar Items
-
Design and implementation of a router using a Xilinx FPGA
by: Chamberlin, Stephen L. (Stephen Lee)
Published: (2005) -
The implementation of a reliable router chip
by: Kan, Kin Hong
Published: (2007) -
Designing fast and programmable routers
by: Sivaraman Kaushalram, Anirudh
Published: (2018) -
Performance, scalability, and flexibility in the RAW network router
by: DeGangi, Anthony M
Published: (2006) -
The Click modular router
by: Kohler, Eddie, 1973-
Published: (2014)