AXCIS : rapid processor architectural exploration using canonical instruction segments
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2007
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1721.1/36792 |
| _version_ | 1826213115677638656 |
|---|---|
| author | Liu, Rose F. (Rose Frances) |
| author2 | Krste Asanović. |
| author_facet | Krste Asanović. Liu, Rose F. (Rose Frances) |
| author_sort | Liu, Rose F. (Rose Frances) |
| collection | MIT |
| description | Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005. |
| first_indexed | 2024-09-23T15:43:34Z |
| format | Thesis |
| id | mit-1721.1/36792 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T15:43:34Z |
| publishDate | 2007 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/367922019-04-10T09:05:26Z AXCIS : rapid processor architectural exploration using canonical instruction segments Rapid processor architectural exploration using canonical instruction segments Liu, Rose F. (Rose Frances) Krste Asanović. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005. Includes bibliographical references (p. 73-74). In the early stages of processor design, computer architects rely heavily on simulation to explore a very large design space. Although detailed microarchitectural simulation is effective and widely used for evaluating different processor configurations, long simulation times and a limited time-to-market severely constrain the number of design points explored. This thesis presents AXCIS, a framework for fast and accurate early-stage design space exploration. Using instruction segments, a new primitive for extracting and representing simulation-critical data from full dynamic traces, AXCIS compresses the full dynamic trace into a table of canonical instruction segments (CIST). CISTs are not only small, but also very representative of the dynamic trace. Therefore, given a CIST and a processor configuration, AXCIS can quickly and accurately estimate performance metrics such as instructions per cycle (IPC). This thesis applies AXCIS to in-order superscalar processors, which are becoming more popular with the emergence of chip multiprocessors (CMP). For 24 SPEC CPU2000 benchmarks and all simulated configurations, AXCIS achieves an average IPC error of 2.6% and is over four orders of magnitude faster than conventional detailed simulation. (cont.) While cycle-accurate simulators can take many hours to simulate billions of dynamic instructions, AXCIS can complete the same simulation on the corresponding CIST within seconds. by Rose F. Liu. M.Eng. 2007-03-12T17:54:09Z 2007-03-12T17:54:09Z 2005 2005 Thesis http://hdl.handle.net/1721.1/36792 79628828 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 74 p. application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Liu, Rose F. (Rose Frances) AXCIS : rapid processor architectural exploration using canonical instruction segments |
| title | AXCIS : rapid processor architectural exploration using canonical instruction segments |
| title_full | AXCIS : rapid processor architectural exploration using canonical instruction segments |
| title_fullStr | AXCIS : rapid processor architectural exploration using canonical instruction segments |
| title_full_unstemmed | AXCIS : rapid processor architectural exploration using canonical instruction segments |
| title_short | AXCIS : rapid processor architectural exploration using canonical instruction segments |
| title_sort | axcis rapid processor architectural exploration using canonical instruction segments |
| topic | Electrical Engineering and Computer Science. |
| url | http://hdl.handle.net/1721.1/36792 |
| work_keys_str_mv | AT liurosefrosefrances axcisrapidprocessorarchitecturalexplorationusingcanonicalinstructionsegments AT liurosefrosefrances rapidprocessorarchitecturalexplorationusingcanonicalinstructionsegments |