AXCIS : rapid processor architectural exploration using canonical instruction segments
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005.
Main Author: | Liu, Rose F. (Rose Frances) |
---|---|
Other Authors: | Krste Asanović. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/36792 |
Similar Items
-
Software orchestration of instruction level parallelism on tiled processor architectures
by: Lee, Walter (Walter Cheng-Wan)
Published: (2006) -
A generalized segment display processor architecture
by: Goldwasser, Samuel Marc
Published: (2005) -
Instruction prefetch strategies in a pipelined processor
by: McLellan, Hubert Rae
Published: (2007) -
FPGA-aware custom instructions for reconfigurable instruction set processors
by: Lam, Siew Kei
Published: (2011) -
Market Segmentation of Canon DSLR Camera
by: , Robbie Ul Akbar, et al.
Published: (2011)