Tiled microprocessors
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2007
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1721.1/38924 |
| _version_ | 1826188996670128128 |
|---|---|
| author | Taylor, Michael Bedford, 1975- |
| author2 | Anant Agarwal. |
| author_facet | Anant Agarwal. Taylor, Michael Bedford, 1975- |
| author_sort | Taylor, Michael Bedford, 1975- |
| collection | MIT |
| description | Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007. |
| first_indexed | 2024-09-23T08:08:14Z |
| format | Thesis |
| id | mit-1721.1/38924 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T08:08:14Z |
| publishDate | 2007 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/389242019-04-09T16:52:47Z Tiled microprocessors Taylor, Michael Bedford, 1975- Anant Agarwal. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007. Includes bibliographical references (p. 251-258). Current-day microprocessors have reached the point of diminishing returns due to inherent scalability limitations. This thesis examines the tiled microprocessor, a class of microprocessor which is physically scalable but inherits many of the desirable properties of conventional microprocessors. Tiled microprocessors are composed of an array of replicated tiles connected by a special class of network, the Scalar Operand Network (SON), which is optimized for low-latency, low-occupancy communication between remote ALUs on different tiles. Tiled microprocessors can be constructed to scale to 100's or 1000's of functional units. This thesis identifies seven key criteria for achieving physical scalability in tiled microprocessors. It employs an archetypal tiled microprocessor to examine the challenges in achieving these criteria and to explore the properties of Scalar Operand Networks. The thesis develops the field of SONs in three major ways: it introduces the 5-tuple performance metric, it describes a complete, high-frequency <0,0,1,2,0> SON implementation, and it proposes a taxonomy, called AsTrO, for categorizing them. (cont.) To develop these ideas, the thesis details the design, implementation and analysis of a tiled microprocessor prototype, the Raw Microprocessor, which was implemented at MIT in 180 nm technology. Overall, compared to Raw, recent commercial processors with half the transistors required 30x as many lines of code, occupied 100x as many designers, contained 50x as many pre-tapeout bugs, and resulted in 33x as many post-tapeout bugs. At the same time, the Raw microprocessor proves to be more versatile in exploiting ILP, stream, and server-farm workloads with modest to large amounts of parallelism. by Michael Bedford Taylor. Ph.D. 2007-09-28T13:09:12Z 2007-09-28T13:09:12Z 2007 2007 Thesis http://hdl.handle.net/1721.1/38924 164887354 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 258 p. application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Taylor, Michael Bedford, 1975- Tiled microprocessors |
| title | Tiled microprocessors |
| title_full | Tiled microprocessors |
| title_fullStr | Tiled microprocessors |
| title_full_unstemmed | Tiled microprocessors |
| title_short | Tiled microprocessors |
| title_sort | tiled microprocessors |
| topic | Electrical Engineering and Computer Science. |
| url | http://hdl.handle.net/1721.1/38924 |
| work_keys_str_mv | AT taylormichaelbedford1975 tiledmicroprocessors |