Modeling of pattern dependencies in the fabrication of multilevel copper metallization
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Materials Science and Engineering, 2007.
Main Author: | |
---|---|
Other Authors: | |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/39551 |
_version_ | 1826200524518588416 |
---|---|
author | Cai, Hong, Ph. D. Massachusetts Institute of Technology |
author2 | Duane S. Boning and Carl V. Thompson. |
author_facet | Duane S. Boning and Carl V. Thompson. Cai, Hong, Ph. D. Massachusetts Institute of Technology |
author_sort | Cai, Hong, Ph. D. Massachusetts Institute of Technology |
collection | MIT |
description | Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Materials Science and Engineering, 2007. |
first_indexed | 2024-09-23T11:37:48Z |
format | Thesis |
id | mit-1721.1/39551 |
institution | Massachusetts Institute of Technology |
language | eng |
last_indexed | 2024-09-23T11:37:48Z |
publishDate | 2007 |
publisher | Massachusetts Institute of Technology |
record_format | dspace |
spelling | mit-1721.1/395512019-04-11T03:23:21Z Modeling of pattern dependencies in the fabrication of multilevel copper metallization Cai, Hong, Ph. D. Massachusetts Institute of Technology Duane S. Boning and Carl V. Thompson. Massachusetts Institute of Technology. Dept. of Materials Science and Engineering. Massachusetts Institute of Technology. Dept. of Materials Science and Engineering. Materials Science and Engineering. Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Materials Science and Engineering, 2007. Includes bibliographical references (p. 295-303). Multilevel copper metallization for Ultra-Large-Scale-Integrated (ULSI) circuits is a critical technology needed to meet performance requirements for advanced interconnect technologies with sub-micron dimensions. It is well known that multilevel topography resulting from pattern dependencies in various processes, especially copper Electrochemical Deposition (ECD) and Chemical-Mechanical Planarization (CMP), is a major problem in interconnects. An integrated pattern dependent chip-scale model for multilevel copper metallization is contributed to help understand and meet dishing and erosion requirements, to optimize the combined plating and polishing process to achieve minimal environmental impact, higher yield and performance, and to enable optimization of layout and dummy fill designs. First, a physics-based chip-scale copper ECD model is developed. By considering copper ion depletion effects, and surface additive adsorption and desorption, the plating model is able to predict the initial topography for subsequent CMP modeling with sufficient accuracy and computational efficiency. Second, a compatible chip-scale CMP modeling is developed. (cont.) The CMP model integrates contact wear and density-step-height approaches, so that a consistent and coherent chip-scale model framework can be used for copper bulk polishing, copper over-polishing, and barrier layer polishing stages. A variant of this CMP model is developed which explicitly considers the pad topography properties. Finally, ECD and CMP parts are combined into an integrated model applicable to single level and multilevel metallization cases. The integrated multilevel copper metallization model is applied to the co-optimization of the plating and CMP processes. An alternative in-pattern (rather than between-pattern) dummy fill strategy is proposed. The integrated ECD/CMP model is applied to the optimization of the in-pattern fill, to achieve improved ECD uniformity and final post-CMP topography. by Hong Cai. Ph.D. 2007-11-16T14:22:47Z 2007-11-16T14:22:47Z 2007 2007 Thesis http://hdl.handle.net/1721.1/39551 174143098 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 303 p. application/pdf Massachusetts Institute of Technology |
spellingShingle | Materials Science and Engineering. Cai, Hong, Ph. D. Massachusetts Institute of Technology Modeling of pattern dependencies in the fabrication of multilevel copper metallization |
title | Modeling of pattern dependencies in the fabrication of multilevel copper metallization |
title_full | Modeling of pattern dependencies in the fabrication of multilevel copper metallization |
title_fullStr | Modeling of pattern dependencies in the fabrication of multilevel copper metallization |
title_full_unstemmed | Modeling of pattern dependencies in the fabrication of multilevel copper metallization |
title_short | Modeling of pattern dependencies in the fabrication of multilevel copper metallization |
title_sort | modeling of pattern dependencies in the fabrication of multilevel copper metallization |
topic | Materials Science and Engineering. |
url | http://hdl.handle.net/1721.1/39551 |
work_keys_str_mv | AT caihongphdmassachusettsinstituteoftechnology modelingofpatterndependenciesinthefabricationofmultilevelcoppermetallization |