Energy scalability of on-chip interconnection networks
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007.
Main Author: | Konstantakopoulos, Theodoros K., 1977- |
---|---|
Other Authors: | Anant Agarwal. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/40315 |
Similar Items
-
Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures
by: Agarwal, Anant, et al.
Published: (2008) -
Implementation of delay and power reduction in deep sub-micron buses using coding
by: Konstantakopoulos, Theodoros K., 1977-
Published: (2014) -
Equalized on-chip interconnect : modeling, analysis, and design
by: Kim, Byungsub, 1978-
Published: (2010) -
Heterogeneous integration of two-dimensional materials for on-chip optical interconnects
by: Shiue, Ren-Jye, Ph. D. Massachusetts Institute of Technology
Published: (2018) -
Co-design of on-chip caches and networks for scalable shared-memory many-core CMPs
by: Kwon, Woo Cheol
Published: (2018)