CAD for a 3-dimensional FPGA
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2008
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1721.1/40520 |
| _version_ | 1811095177253617664 |
|---|---|
| author | Chandrasekhar, Vikram |
| author2 | Anantha P. Chandrakasan and Donald E. Troxel. |
| author_facet | Anantha P. Chandrakasan and Donald E. Troxel. Chandrasekhar, Vikram |
| author_sort | Chandrasekhar, Vikram |
| collection | MIT |
| description | Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007. |
| first_indexed | 2024-09-23T16:11:53Z |
| format | Thesis |
| id | mit-1721.1/40520 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T16:11:53Z |
| publishDate | 2008 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/405202019-04-11T04:20:57Z CAD for a 3-dimensional FPGA Computer Aided Design for a 3D Field Programmable Gate Array Chandrasekhar, Vikram Anantha P. Chandrakasan and Donald E. Troxel. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007. Includes bibliographical references (p. 73-77). In this work, the benefits of using 3-D integration in the fabrication of Field Programmable Gate Arrays (FPGAs) are analyzed. A CAD tool has been developed to specify 3-dimensional FPGA architectures and map RTL descriptions of circuits to these 3-D FPGAs. The CAD tool was created from the widely used Versatile Place and Route (VPR) CAD tool for 2-D FPGAs. The tool performs timing-driven placement of logic blocks in the 3-dimensional grid of the FPGA using a two-stage Simulated Annealing (SA) process. The SA algorithm in the original VPR tool has been modified to focus more directly on minimizing the critical path delay of the circuit and hence maximizing the performance of the mapped circuit. After placing the logic blocks, the tool generates a Routing-Resource graph from the 3-D FPGA architecture for the VPR router. This allows the efficient Pathfinder-based VPR router to be used without any modification for the 3-D architecture. The CAD tool that was developed for mapping circuits to the fabricated 3-D FPGA is also used for exploring the design space for the 3-D FPGA architecture. A significant contribution of this work is a dual-interconnect architecture for the 3-D FPGA which has parasitic capacitance comparable to 2-D FPGAs. The nets routed in a 3-D FPGA are divided into intra-layer nets and inter-layer nets, which are routed on separate interconnect systems. This work also proposes a technique called I/O pipelining which pipelines the primary inputs and outputs of the FPGA through unused registers. This 3-D architecture and I/O pipelining technique have not been found in any of the works proposed so far, in the area of 3-D FPGA design. It is shown that the Dual-Interconnect I/O pipelined 3-D FPGA on an average achieves 43% delay improvement and in the best case, up to 54% for the MCNC'91 benchmark circuits. bu Vikram Chandrasekhar. S.M. 2008-02-27T22:42:32Z 2008-02-27T22:42:32Z 2007 2007 Thesis http://hdl.handle.net/1721.1/40520 191870733 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 77 leaves application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science. Chandrasekhar, Vikram CAD for a 3-dimensional FPGA |
| title | CAD for a 3-dimensional FPGA |
| title_full | CAD for a 3-dimensional FPGA |
| title_fullStr | CAD for a 3-dimensional FPGA |
| title_full_unstemmed | CAD for a 3-dimensional FPGA |
| title_short | CAD for a 3-dimensional FPGA |
| title_sort | cad for a 3 dimensional fpga |
| topic | Electrical Engineering and Computer Science. |
| url | http://hdl.handle.net/1721.1/40520 |
| work_keys_str_mv | AT chandrasekharvikram cadfora3dimensionalfpga AT chandrasekharvikram computeraideddesignfora3dfieldprogrammablegatearray |