Graph-based representations and coupled verification of VLSI schematics and layouts
Includes bibliographical references (p. 199-202).
Other Authors: | |
---|---|
Language: | eng |
Published: |
Research Laboratory of Electronics, Massachusetts Institute of Technology
2004
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/4205 |