Graph-based representations and coupled verification of VLSI schematics and layouts
Includes bibliographical references (p. 199-202).
Other Authors: | Bamji, Cyrus S. |
---|---|
Language: | eng |
Published: |
Research Laboratory of Electronics, Massachusetts Institute of Technology
2004
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/4205 |
Similar Items
-
Graph-based representations and coupled verification of VLSI schematics and layouts
by: Bamji, Cyrus S
Published: (2005) -
Generating efficient layouts from optimized MOS circuit schematics
Published: (2004) -
Efficient verification of VLSI circuits based on syntax and denotational semantics
Published: (2004) -
Modeling and simulation of VLSI interconnections with moments
Published: (2004) -
Procedural layout of a high-speed floating-point arithmetic unit
Published: (2004)