Design and fabrication of a vertical power MOSFET with an integral turn-off driver

Design and fabrication of a vertical power MOSFET with an integral turn-off driver

Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1986.

Bibliographic Details
Main Author:	Bernstein, Joseph Barry
Other Authors:	Martin F. Schlecht.
Format:	Thesis
Language:	eng
Published:	Massachusetts Institute of Technology 2008
Subjects:	Electrical Engineering and Computer Science.
Online Access:	http://hdl.handle.net/1721.1/42101

Similar Items

Simulation and fabrication of GaN-based vertical and lateral normally-off power transistors
by: Zhang, Yuhao, Ph. D. Massachusetts Institute of Technology
Published: (2013)

Body doping influence in vertical MOSFET design
by: Riyadi, Munawar A., et al.
Published: (2009)

Design & optimization of automotive power electronics utilizing FITMOS MOSFET technology
by: Li, Wei, Ph. D. Massachusetts Institute of Technology. Department. of Electrical Engineering and Computer Science.
Published: (2010)

Design, fabrication, and characterization of germanium MOSFETs with high-k gate dielectric stacks based on the nitride interfacial layers
by: Ritenour, Andrew P. (Andrew Paul), 1974-
Published: (2008)

X-ray lithographic alignment and overlay applied to double-gate MOSFET fabrication
by: Meinhold, Mitchell W., 1972-
Published: (2005)

Optimal MOSFET design for low temperature operation
by: Jackson, Keith M. (Keith Matthew)
Published: (2005)

Gate-all-around silicon nanowire MOSFETs : top-down fabrication and transport enhancement techniques
by: Hashemi, Pouya
Published: (2011)

Optimal design of channel doping for fully depleted SOI MOSFETs
by: Ouma, Dennis Okumu
Published: (2007)

Design, process, and reliability considerations in silicon-on-insulator (SOI) MOSFETs
by: Sherony, Melanie J. (Melanie Jane)
Published: (2005)

Transport in thin-body MOSFETs fabricated in strained Si and strained Si/SiGe heterostructures on insulator
by: Åberg, Ingvar
Published: (2007)

Prospects of germanium-based MOSFETs and tunnel transistors for low power digital logic
by: Chern, Winston
Published: (2017)

Automated MOSFET parameter extraction
by: Lui, Jerome C. (Jerome Chun Lung)
Published: (2007)

Wide band noise in MOSFETs
by: Wang, Ping
Published: (2005)

Device design and process technology for sub-100 nm SOI MOSFET's
by: Wei, Andy, 1972-
Published: (2010)

Design and fabrication of distributed Bragg reflectors for vertical-cavity surface-emitting lasers
by: Choy, Henry Kwong Hin, 1974-
Published: (2009)

Transport enhancement techniques for nanoscale MOSFETs
by: Khakifirooz, Ali
Published: (2008)

Design and fabrication of an RF power LDMOSFET on SOI
by: Fiorenza, James G. (James George), 1972-
Published: (2014)

Fabrication of graphene-on-GaN vertical transistors
by: Zubair, Ahmad, Ph.D. Massachusetts Institute of Technology
Published: (2015)

Strained SiGe-channel p-MOSFETs : impact of heterostructure design and process technology
by: Ní Chléirigh, Cáit
Published: (2008)

Physics of high-frequency operation in silicon MOSFETs
by: Chang, Richard T. (Richard Tzewei), 1975-
Published: (2009)

Compressively strained Ge trigate p-MOSFETs
by: Chern, Winston
Published: (2013)

Extreme-submicrometer silicon-on-insulator (SOI) MOSFETs
by: Su, Lisa T. (Lisa Tzu-Feng)
Published: (2005)

Vertical GaN MOSFET Power Devices
by: Catherine Langpoklakpam, et al.
Published: (2023-10-01)

Toward the end of the MOSFET roadmap : investigating fundamental transport limits and device architecture alternatives
by: Lochtefeld, Anthony Joseph, 1965-
Published: (2005)

Design and characterization of Si/SiGe heterostructure sub-100 nm bulk p-MOSFET
by: Lee, Jae-kyu, Ph. D. Massachusetts Institute of Technology
Published: (2010)

1/f noise in MOSFETs with ultrathin gate dielectrics
by: Gross, Blaine Jeffrey.
Published: (2005)

InGaAs Quantum-Well MOSFETs for logic applications
by: Lin, Jianqiang, Ph. D. Massachusetts Institute of Technology
Published: (2015)

Nano-scale ohmic contacts for III-V MOSFETs
by: Lu, Wenjie
Published: (2014)

Characterization and analysis of process variability in deeply-scaled MOSFETs
by: Balakrishnan, Karthik, Ph. D. Massachusetts Institute of Technology
Published: (2012)

Bias temperature instability (BTI) in GaN MOSFETs
by: Guo, Alex
Published: (2017)

Analysis of hot-carrier AC lifetime model for MOSFET
by: Menberu, Beniyam
Published: (2007)

Hot-carrier reliability of MOSFETs at room and cryogenic temperature
by: Kim, SeokWon Abraham, 1970-
Published: (2005)

Design for manufacturability with regular fabrics in digital integrated circuits
by: Gazor, Mehdi (Seyed Mehdi)
Published: (2006)

Design and simulation analysis of nanoscale vertical MOSFET technology
by: Saad, Ismail, et al.
Published: (2009)

Electrical characterization of polymeric insulation by electrically stimulated acoustic wave measurements
by: Bernstein, Joseph Barry
Published: (2010)

Laterally non-uniform doping profiles on MOSFETs : modeling and analysis
by: Jackson, Keith M. (Keith Matthew)
Published: (2008)

An analysis of posynomial MOSFET models using genetic algorithms and visualization
by: Salameh, Lynne Rafik
Published: (2008)

Effect of MOSFET threshold voltage variation on high-performance circuits
by: Narendra, Siva G. (Siva Gurusami), 1971-
Published: (2005)

Silicon-Germanium interdiffusion and its impacts on enhanced mobility MOSFETs
by: Xia, Guangrui, 1976-
Published: (2007)

Extraction of MOSFET doping profiles from device electrical measurements
by: Rahman, Nadir E. (Nadir Ehsanur), 1971-
Published: (2005)