Procedural layout of a high-speed floating-point arithmetic unit

Originally presented as author's thesis (Electrical Engineer --Massachusetts Institute of Technology) 1985.

Bibliographic Details
Other Authors: Armstrong, Robert Clyde.
Language:eng
Published: Massachusetts Institute of Technology, Research Laboratory of Electronics 2004
Subjects:
Online Access:http://hdl.handle.net/1721.1/4235

Similar Items