Procedural layout of a high-speed floating-point arithmetic unit
Originally presented as author's thesis (Electrical Engineer --Massachusetts Institute of Technology) 1985.
Other Authors: | Armstrong, Robert Clyde. |
---|---|
Language: | eng |
Published: |
Massachusetts Institute of Technology, Research Laboratory of Electronics
2004
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/4235 |
Similar Items
-
Graph-based representations and coupled verification of VLSI schematics and layouts
Published: (2004) -
Generating efficient layouts from optimized MOS circuit schematics
Published: (2004) -
A high-speed product integrator
Published: (2004) -
Multiscale methods for the analysis and application of fractal point processes and queues
Published: (2004) -
Single unit recording following extracellular electrical stimulation of rabbit retinal ganglion bodies
Published: (2004)