A schematic editor and netlist extractor in Java
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997.
Main Author: | Liebson, David M. (David Michael) |
---|---|
Other Authors: | Anantha Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/43509 |
Similar Items
-
Circuit analysis for camouflage netlists
by: Liu, YuCong
Published: (2021) -
Automatic protoboard layout from circuit schematics
by: Mekonnen, Michael
Published: (2014) -
Translation of HDL circuit description to circuit netlist
by: Ma, Su Yamin
Published: (2008) -
Graph-based representations and coupled verification of VLSI schematics and layouts
by: Bamji, Cyrus S
Published: (2005) -
Extracting functional modules from flattened gate-level netlist
by: Shi, Yiqiong, et al.
Published: (2013)