Circuits and algorithms for pipelined ADCs in scaled CMOS technologies

Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008.

Bibliographic Details
Main Author: Brooks, Lane Gearle, 1975-
Other Authors: Hae-Seung Lee and Gregory Wornell.
Format: Thesis
Language:eng
Published: Massachusetts Institute of Technology 2009
Subjects:
Online Access:http://hdl.handle.net/1721.1/44400
_version_ 1826194576074866688
author Brooks, Lane Gearle, 1975-
author2 Hae-Seung Lee and Gregory Wornell.
author_facet Hae-Seung Lee and Gregory Wornell.
Brooks, Lane Gearle, 1975-
author_sort Brooks, Lane Gearle, 1975-
collection MIT
description Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008.
first_indexed 2024-09-23T09:58:06Z
format Thesis
id mit-1721.1/44400
institution Massachusetts Institute of Technology
language eng
last_indexed 2024-09-23T09:58:06Z
publishDate 2009
publisher Massachusetts Institute of Technology
record_format dspace
spelling mit-1721.1/444002019-04-10T16:46:02Z Circuits and algorithms for pipelined ADCs in scaled CMOS technologies Brooks, Lane Gearle, 1975- Hae-Seung Lee and Gregory Wornell. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008. MIT Barker Engineering Library copy: printed in pages. Also issued printed in pages. Includes bibliographical references (leaves 179-184). CMOS technology scaling is creating significant issues for analog circuit design. For example, reduced signal swing and device gain make it increasingly difficult to realize high-speed, high-gain feedback loops traditionally used in switched capacitor circuits. This research involves two complementary methods for addressing scaling issues. First is the development of two blind digital calibration techniques. Decision Boundary Gap Estimation (DBGE) removes static non-linearities and Chopper Offset Estimation (COE) nulls offsets in pipelined ADCs. Second is the development of circuits for a new architecture called zero-crossing based circuits (ZCBC) that is more amenable to scaling trends. To demonstrate these circuits and algorithms, two different ADCs were designed: an 8 bit, 200MS/s in TSMC 180nm technology, and a 12 bit, 50 MS/s in IBM 90nm technology. Together these techniques can be enabling technologies for both pipelined ADCs and general mixed signal design in deep sub-micron technologies. by Lane Gearle Brooks. Ph.D. 2009-01-30T16:42:01Z 2009-01-30T16:42:01Z 2008 2008 Thesis http://hdl.handle.net/1721.1/44400 288990071 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 184 leaves application/pdf Massachusetts Institute of Technology
spellingShingle Electrical Engineering and Computer Science.
Brooks, Lane Gearle, 1975-
Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
title Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
title_full Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
title_fullStr Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
title_full_unstemmed Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
title_short Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
title_sort circuits and algorithms for pipelined adcs in scaled cmos technologies
topic Electrical Engineering and Computer Science.
url http://hdl.handle.net/1721.1/44400
work_keys_str_mv AT brookslanegearle1975 circuitsandalgorithmsforpipelinedadcsinscaledcmostechnologies