The design of an array processor for pattern recognition studies

The design of an array processor for pattern recognition studies

Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering, 1960.

Sonraí bibleagrafaíochta
Príomhchruthaitheoir:	Shanzer, Herbert Martin
Rannpháirtithe:	Jack Dennis.
Formáid:	Tráchtas
Teanga:	eng
Foilsithe / Cruthaithe:	Massachusetts Institute of Technology 2009
Ábhair:	Electrical Engineering
Rochtain ar líne:	http://hdl.handle.net/1721.1/45463

Míreanna comhchosúla

ADAP--a mixed-signal array processor with early vision applications
de réir: Martin, David Andrew
Foilsithe / Cruthaithe: (2005)

VLSI array processors /
de réir: Kung, S. Y. (Sun Yuan)
Foilsithe / Cruthaithe: (1988)

Compiling array computations for the Fresh Breeze Parallel Processor
de réir: Ginzburg, Igor Arkadiy
Foilsithe / Cruthaithe: (2008)

A Boolean matrix processor with applications to handwriting recognition
de réir: Earnest, Lester Donald
Foilsithe / Cruthaithe: (2013)

Analysis and implementation of backpropagation neural networks on heterogeneous processor arrays
de réir: Foo, Shou King.
Foilsithe / Cruthaithe: (2010)

A VLSI systolic array processor for complex singular value decomposition
de réir: Niessen, Christopher Charles
Foilsithe / Cruthaithe: (2006)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
de réir: Ismail, Mohd. Izuan
Foilsithe / Cruthaithe: (2006)

Designing a processor in Bluespec
de réir: Dave, Nirav Hemant, 1982-
Foilsithe / Cruthaithe: (2006)

A field programmable gate array based stream processor for the Cheops imaging system
de réir: Yu, Ross Anthony
Foilsithe / Cruthaithe: (2007)

Oscillator Array Models for Associative Memory and Pattern Recognition
de réir: Maffezzoni, Paolo, et al.
Foilsithe / Cruthaithe: (2016)

A VLSI computing structure array processor /
de réir: Loh, Sun Meng, author, et al.
Foilsithe / Cruthaithe: (1993)

Processing of cardiograms for pattern recognition.
de réir: Akant, Adnan.
Foilsithe / Cruthaithe: (2023)

The design of the amorphous computing project's prototype processor
de réir: Chou, Han (Han Boris), 1975-
Foilsithe / Cruthaithe: (2009)

Low-voltage embedded biomedical processor design
de réir: Kwong, Joyce Y. S. (Joyce Yui Si)
Foilsithe / Cruthaithe: (2011)

The architecture and design of CCD processors for computer vision
de réir: Yang, Woodward
Foilsithe / Cruthaithe: (2005)

OKI advanced array processor (AAP) hardware description
Foilsithe / Cruthaithe: (2004)

Design of low-power gesture recognition system and self-organizing map processors
de réir: Lu, Yuncheng
Foilsithe / Cruthaithe: (2024)

Design and implementation of a direct torque control of induction machine utilizing a digital signal processor and the field programmable gate arrays
de réir: Toh, C. L., et al.
Foilsithe / Cruthaithe: (2005)

Design and implementation of a direct torque control of induction machine utilizing a digital signal processor and the field programmable gate arrays
de réir: Toh, C. L., et al.
Foilsithe / Cruthaithe: (2006)

Study and analysis of neuromorphic processors and applications
de réir: Huang, Jingyao
Foilsithe / Cruthaithe: (2017)

Design and implementation of the Hitachi SuperH Processor Core
de réir: Wang, Bei, 1974-
Foilsithe / Cruthaithe: (2009)

An iOS image processor for fringe pattern analysis
de réir: Teo, Josias Yi Si
Foilsithe / Cruthaithe: (2014)

The OKI advanced array processor (AAP) : development software manual
Foilsithe / Cruthaithe: (2004)

Reconfigurable processor-array : a bit-sliced parallel computer /
de réir: 328968 Rushton, Andrew
Foilsithe / Cruthaithe: (1989)

Design and fabrication of mangosteen processor
de réir: Ng, Yew Chong.
Foilsithe / Cruthaithe: (2010)

Digital neural processor hardware implementation for character recognition /
de réir: 424809 Kumaara Velan Munusamy
Foilsithe / Cruthaithe: (2000)

Impact of shipping Ball-Grid-Array Notebook processors in tape and reel on the PC supply chain
de réir: Chuang, Pamela
Foilsithe / Cruthaithe: (2012)

The scalable commutativity rule : designing scalable software for multicore processors
de réir: Clements, Austin T
Foilsithe / Cruthaithe: (2014)

Design of 128-Bit asynchronous-logic AES processor
de réir: Chua, Elton Yi Wei
Foilsithe / Cruthaithe: (2019)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation /
de réir: 335041 Mohd. Izuan Ismail
Foilsithe / Cruthaithe: (2006)

Fault diagnose based on pattern recognition
de réir: Luo, Wen Jie
Foilsithe / Cruthaithe: (2015)

Interfacing speech recognition an vision guided microphone array technologies
de réir: Rangarajan, Vibhav Shyam, 1980-
Foilsithe / Cruthaithe: (2006)

Design and implementation of real data fast fourier transform processor on field programmable gates array
de réir: Ahmed, Mohammed Kassim
Foilsithe / Cruthaithe: (2015)

Design of Asynchronous Processor
de réir: Puah, Wei Boo
Foilsithe / Cruthaithe: (2001)

Signal class & pattern recognition
de réir: Wang, Lipo., et al.
Foilsithe / Cruthaithe: (2008)

Design of test setup for asynchronous digital signal processor
de réir: Chua, Qijing.
Foilsithe / Cruthaithe: (2009)

Verilog design of input/output processor with built-in-self-test
de réir: Goh, Keng Hoo
Foilsithe / Cruthaithe: (2007)

Design of activity tracker with on-board pattern recognition based on artificial neuron network
de réir: Chuang, Chun Tuan
Foilsithe / Cruthaithe: (2017)

An interrupt controller for the RAW processor
de réir: Saraswat, Anant K. (Anant Kumar), 1981-
Foilsithe / Cruthaithe: (2014)

A reconfigurable arithmetic processor
de réir: Fiske, James Alexander Stuart
Foilsithe / Cruthaithe: (2005)