Mitigating timing noise in ADCs through digital post-processing
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2008.
Main Author: | Weller, Daniel (Daniel Stuart) |
---|---|
Other Authors: | Vivek K. Goyal. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/45749 |
Similar Items
-
Bayesian Post-Processing Methods for Jitter Mitigation in Sampling
by: Weller, Daniel Stuart, et al.
Published: (2012) -
Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
by: Kumar, Daniel Prashanth
Published: (2015) -
Accelerating magnetic resonance imaging by unifying sparse models and multiple receivers
by: Weller, Daniel (Daniel Stuart)
Published: (2012) -
A highly digital, reconfigurable and voltage scalable SAR ADC
by: Yip, Marcus
Published: (2010) -
Digital timing mismatch detection and calibration for high-speed time interleaved ADC
by: Ho, Raymond
Published: (2020)