An exploratory design of a 65 nm CMOS buck converter for maximum efficiency
Includes bibliographical references (p. 75-76).
Main Author: | Lin, Doris, M. Eng. Massachusetts Institute of Technology |
---|---|
Other Authors: | David J. Perreault. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/46024 |
Similar Items
-
Analysis and design of on-chip antenna and its switch in 65nm CMOS
by: Deng, Tianwei
Published: (2013) -
Design of a 60-GHz voltage-controlled oscillator in 65nm CMOS
by: Wang, Haitao
Published: (2011) -
Design of SPST/SPDT switches in 65nm CMOS for 60GHz applications
by: He, Jin, et al.
Published: (2010) -
CMOS buck DC-DC converter
by: Sim, Jeremy Peng Kiat.
Published: (2013) -
A 40nm CMOS hysteretic buck DC-DC converter with digital-controlled power-driving-tracked-duration current pump
by: Ding, Xiangbin, et al.
Published: (2021)