A data servicing subsystem for the Chidi reconfigurable processor
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1998.
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Thesis |
| Language: | eng |
| Published: |
Massachusetts Institute of Technology
2009
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1721.1/47693 |
| _version_ | 1826192966573621248 |
|---|---|
| author | Lee, Mark (Mark Chung-Tao), 1975- |
| author2 | V. Michael Bove, Jr. |
| author_facet | V. Michael Bove, Jr. Lee, Mark (Mark Chung-Tao), 1975- |
| author_sort | Lee, Mark (Mark Chung-Tao), 1975- |
| collection | MIT |
| description | Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1998. |
| first_indexed | 2024-09-23T09:31:35Z |
| format | Thesis |
| id | mit-1721.1/47693 |
| institution | Massachusetts Institute of Technology |
| language | eng |
| last_indexed | 2024-09-23T09:31:35Z |
| publishDate | 2009 |
| publisher | Massachusetts Institute of Technology |
| record_format | dspace |
| spelling | mit-1721.1/476932020-07-14T22:13:55Z A data servicing subsystem for the Chidi reconfigurable processor data-servicing subsystem for the reconfigurable processor on the Chidi multimedia processing system Lee, Mark (Mark Chung-Tao), 1975- V. Michael Bove, Jr. Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science Electrical Engineering and Computer Science Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1998. Includes bibliographical references (p. 78-79). Application Specific Integrated Circuits (ASICs) are often used to enhance system performance, especially when a General Purpose Processor (GPP) is too inefficient or ill suited to perform a specialized task. However, the time and hardware costs inherent in the development and implementation of such a solution can be quite expensive. The use of Field Programmable Gate Arrays (FPGAs) to implement a Reconfigurable Processor (RP) can help alleviate some of the overhead encountered with ASIC development. The RP is a dynamic processing node that can be configured in-circuit to compute any realizable function at run-time. After the function has finished execution, the RP can be reconfigured to compute a different function. This concept is illustrated with the reconfigurable, multimedia Chidi Processing System. A network of Chidi boards, each with a closely coupled GPP and RP, is used to execute a sequence of multimedia related functions. One of the main issues in utilizing a RP efficiently is the ability to provide it with data effectively. The design and implementation of a data servicing subsystem for the Chidi Reconfigurable Processor, in an effort to increase system performance, is the main focus of study. This research is supported by the Digital Life Consortium at the MIT Media Laboratory. by Mark Lee. M.Eng. 2009-10-01T15:32:49Z 2009-10-01T15:32:49Z 1998 1998 Thesis http://hdl.handle.net/1721.1/47693 42278821 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 109 p. application/pdf Massachusetts Institute of Technology |
| spellingShingle | Electrical Engineering and Computer Science Lee, Mark (Mark Chung-Tao), 1975- A data servicing subsystem for the Chidi reconfigurable processor |
| title | A data servicing subsystem for the Chidi reconfigurable processor |
| title_full | A data servicing subsystem for the Chidi reconfigurable processor |
| title_fullStr | A data servicing subsystem for the Chidi reconfigurable processor |
| title_full_unstemmed | A data servicing subsystem for the Chidi reconfigurable processor |
| title_short | A data servicing subsystem for the Chidi reconfigurable processor |
| title_sort | data servicing subsystem for the chidi reconfigurable processor |
| topic | Electrical Engineering and Computer Science |
| url | http://hdl.handle.net/1721.1/47693 |
| work_keys_str_mv | AT leemarkmarkchungtao1975 adataservicingsubsystemforthechidireconfigurableprocessor AT leemarkmarkchungtao1975 dataservicingsubsystemforthereconfigurableprocessoronthechidimultimediaprocessingsystem AT leemarkmarkchungtao1975 dataservicingsubsystemforthechidireconfigurableprocessor |