An optimizing C compiler for DSP architectures
Thesis (S.B. and M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1999.
Main Author: | Lin, Jeremy H. (Jeremy Huei), 1976- |
---|---|
Other Authors: | Martin Rinard. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/47889 |
Similar Items
-
Architectural and compiler support for strongly atomic transactional memory
by: Ananian, C. Scott (Clifford Scott), 1976-
Published: (2008) -
Code compaction and parallelization for VLIW/DSP chip architectures
by: Petrov, Tsvetomir P. (Tsvetomir Petrov), 1974-
Published: (2013) -
Credible compilation
by: Marinov, Darko, 1976-
Published: (2014) -
Compilation to a queue-based architecture
by: Vandiver, Benjamin Mead, 1978-
Published: (2014) -
Compiling for coarse-grain reconfigurable architectures
by: Matsa, M. Morris E. (Moshe Morris Emanuel)
Published: (2008)