Generating efficient layouts from optimized MOS circuit schematics
Also issued as Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1988.
Other Authors: | Baltus, Donald George. |
---|---|
Language: | eng |
Published: |
Research Laboratory of Electronics, Massachusetts Institute of Technology
2004
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/4957 |
Similar Items
-
Graph-based representations and coupled verification of VLSI schematics and layouts
Published: (2004) -
Automated circuit extraction from mask descriptions of MOS networks
Published: (2004) -
Efficient verification of VLSI circuits based on syntax and denotational semantics
Published: (2004) -
Procedural layout of a high-speed floating-point arithmetic unit
Published: (2004) -
Model order reduction techniques for circuit simulation
Published: (2004)