Generating efficient layouts from optimized MOS circuit schematics

Also issued as Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1988.

Bibliographic Details
Other Authors: Baltus, Donald George.
Language:eng
Published: Research Laboratory of Electronics, Massachusetts Institute of Technology 2004
Subjects:
Online Access:http://hdl.handle.net/1721.1/4957

Similar Items