Feasibility of a 16bit, 3MSPS multibit per stage pipeline ADC using digital calibration
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science; and, Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1988.
Main Author: | Courcy, Matthew Louis, 1973- |
---|---|
Other Authors: | Hae-Seung Lee. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/50392 |
Similar Items
-
A Novel Digital Background Calibration Technique for 16 bit SHA-less Multibit Pipelined ADC
by: Swina Narula, et al.
Published: (2016-01-01) -
A Calibration-Free, 16-Channel, 50-MS/s, 14-Bit, Pipelined-SAR ADC with Reference/Op-Amp Sharing and Optimized Stage Resolution Distribution
by: Yimin Wu, et al.
Published: (2022-02-01) -
A 16-Bit 120 MS/s Pipelined ADC Using a Multi-Level Dither Technique
by: Junjie Wu, et al.
Published: (2022-11-01) -
A Multi-Dimensional Calibration Based on Genetic Algorithm in a 12-Bit 750 MS/s Pipelined ADC
by: Hanbo Jia, et al.
Published: (2023-09-01) -
Design of a 12-Bit SAR ADC with Calibration Technology
by: Deming Wang, et al.
Published: (2024-01-01)