Feasibility of a 16bit, 3MSPS multibit per stage pipeline ADC using digital calibration
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science; and, Thesis (B.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1988.
Main Author: | Courcy, Matthew Louis, 1973- |
---|---|
Other Authors: | Hae-Seung Lee. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/50392 |
Similar Items
-
An 8-bit 200-MSample/s pipelined ADC with mixed-mode front-end S/H circuit
by: Jiang, Shan, et al.
Published: (2010) -
Precision hybrid pipelined ADC
by: Markova, Mariana (Mariana T.)
Published: (2014) -
A 16-bit, 100kS/s self-calibrating cyclic analog-to-digital converter
by: Guidry, Michael J. (Michael James), 1976-
Published: (2005) -
8 bit asynchronous SAR ADC
by: Mahesha, Ballaki Aditya
Published: (2024) -
The design of calibration circuit for analog-to-digital converter (ADC).
by: S. Mohideen Ali , Mohammad Ariff
Published: (2016)