Multicore Processing and Efficient On-Chip Caching for H.264 and Future Video Decoders
Performance requirements for video decoding will continue to rise in the future due to the adoption of higher resolutions and faster frame rates. Multicore processing is an effective way to handle the resulting increase in computation. For power-constrained applications such as mobile devices, extra...
Main Authors: | Finchelstein, Daniel Frederic, Sze, Vivienne, Chandrakasan, Anantha P. |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/52412 https://orcid.org/0000-0002-5977-2748 https://orcid.org/0000-0003-4841-3990 |
Similar Items
-
A 0.7-V 1.8-mW H.264/AVC 720p Video Decoder
by: Finchelstein, Daniel Frederic, et al.
Published: (2010) -
Fine-grained task-level parallel and low power H.264 decoding in multi-core systems
by: Liu, Wenyang, et al.
Published: (2020) -
Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures
by: Agarwal, Anant, et al.
Published: (2008) -
BOOM: Broadcast Optimizations for On-chip Meshes
by: Krishna, Tushar, et al.
Published: (2011) -
Distributed video coding using turbo codes
by: Sun, Yanan
Published: (2013)