A test structure for the measurement and characterization of layout-induced transistor variation
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009.
Main Author: | Chang, Albert Hsu Ting |
---|---|
Other Authors: | Duane S. Boning. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/52780 |
Similar Items
-
Layout design for input/output transistors
by: Wong, David Wing Fatt.
Published: (2008) -
Extraction of variation sources due to layout practices
by: González-Valentín, Karen M. (Karen Mercedes), 1978-
Published: (2014) -
A study of through-silicon-via (TSV) induced transistor variation
by: Yu, Li, S.M. Massachusetts Institute of Technology
Published: (2011) -
Low-power high-performance SAR ADC with redundancy and digital background calibration
by: Chang, Albert Hsu Ting
Published: (2013) -
Automatic layout for pedigree diagram
by: Yampratoom, Ed
Published: (2005)