A highly digital, reconfigurable and voltage scalable SAR ADC
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009.
Main Author: | Yip, Marcus |
---|---|
Other Authors: | Anantha P. Chandrakasan. |
Format: | Thesis |
Language: | eng |
Published: |
Massachusetts Institute of Technology
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/53324 |
Similar Items
-
An on-chip input driver for a high-voltage SAR ADC
by: Linke, Kevin Robert
Published: (2014) -
Low-power high-performance SAR ADC with redundancy and digital background calibration
by: Chang, Albert Hsu Ting
Published: (2013) -
Energy scalable reconfigurable cryptographic hardware for portable applications
by: Goodman, James R. (James Ross)
Published: (2014) -
Scalable reconfigurable computing leveraging latency-insensitive channels
by: Fleming, Kermin Elliott, Jr
Published: (2013) -
A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1 V Power Scalable SAR ADC for Sensor Applications
by: Yip, Marcus, et al.
Published: (2015)