Soft connections: Addressing the hardware-design modularity problem
Hardware-design languages typically impose a rigid communication hierarchy that follows module instantiation. This leads to an undesirable side-effect where changes to a child’s interface result in changes to the parents. Soft connections address this problem by allowing the user to specify conn...
Main Authors: | Pellauer, Michael Ignatius, Emer, Joel S., Adler, Michael, Chiou, Derek |
---|---|
Other Authors: | Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory |
Format: | Article |
Language: | en_US |
Published: |
Association for Computing Machinery
2010
|
Online Access: | http://hdl.handle.net/1721.1/58817 https://orcid.org/0000-0002-3459-5466 |
Similar Items
-
LEAP Scratchpads: Automatic Memory and Cache Management for Reconfigurable Logic [Extended Version]
by: Adler, Michael, et al.
Published: (2010) -
Leveraging latency-insensitivity to ease multiple FPGA design
by: Fleming, Kermin Elliott, et al.
Published: (2019) -
A design flow based on modular refinement
by: Dave, Nirav H., et al.
Published: (2012) -
HAsim : cycle-accurate multicore performance models on FPGAs
by: Pellauer, Michael (Michael Ignatius)
Published: (2011) -
Modular Deductive Verification of Multiprocessor Hardware Designs
by: Vijayaraghavan, Muralidaran, et al.
Published: (2019)