Implementing extreme upsampling filters with a multiply-less architecture
For ease of implementation, communications systems have been steadily converted to digital implementations. FPGA technologies and high-quality, high-speed DACs have enabled this trend. While this is commonly done for modern high bit-rate communications systems, legacy systems like the MIL-STD-188-16...
Main Authors: | Hillger, Jason J., Timmerman, Chayil S., Ramakrishnan, Balasubramanian, Laffely, Andrew, Yao, Huan |
---|---|
Other Authors: | Lincoln Laboratory |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2010
|
Online Access: | http://hdl.handle.net/1721.1/59522 |
Similar Items
-
Randomized sampling and multiplier-less filtering
by: Dey, Sourav Raj, 1980-
Published: (2008) -
Design of efficient digital interpolation filters for integer upsampling
by: Turek, Daniel B. (Daniel Bernard), 1980-
Published: (2005) -
High-Fidelity Depth Upsampling Using the Self-Learning Framework
by: Shim, Inwook, et al.
Published: (2019) -
BIMS-PU: Bi-Directional and Multi-Scale Point Cloud Upsampling
by: Bai, Yechao, et al.
Published: (2022) -
Approximate array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2021)