Implementing extreme upsampling filters with a multiply-less architecture
For ease of implementation, communications systems have been steadily converted to digital implementations. FPGA technologies and high-quality, high-speed DACs have enabled this trend. While this is commonly done for modern high bit-rate communications systems, legacy systems like the MIL-STD-188-16...
Main Authors: | Hillger, Jason J., Timmerman, Chayil S., Ramakrishnan, Balasubramanian, Laffely, Andrew, Yao, Huan |
---|---|
Other Authors: | Lincoln Laboratory |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2010
|
Online Access: | http://hdl.handle.net/1721.1/59522 |
Similar Items
-
Randomized sampling and multiplier-less filtering
by: Dey, Sourav Raj, 1980-
Published: (2008) -
A Study of Image Upsampling and Downsampling Filters
by: Dragoș Dumitrescu, et al.
Published: (2019-04-01) -
FPGA-based systolic deconvolution architecture for upsampling
by: Alex Noel Joseph Raj, et al.
Published: (2022-05-01) -
Design of efficient digital interpolation filters for integer upsampling
by: Turek, Daniel B. (Daniel Bernard), 1980-
Published: (2005) -
Automated tools to generate multiplier-less architecture for matrix multiplication /
by: Ho, Kang Ken, 1992-, author 607309
Published: (2017)