Darsim: A Parallel Cycle-Level NoC Simulator
We present DARSIM, a parallel, highly configurable, cycle-level network-on-chip simulator based on an ingress-queued wormhole router architecture. The parallel simulation engine offers cycle-accurate as well as periodic synchronization, permitting tradeoffs between perfect accuracy and high speed wi...
Main Authors: | Lis, Mieszko, Shim, Keun Sup, Cho, Myong Hyon, Ren, Pengju, Khan, Omer, Devadas, Srinivas |
---|---|
Other Authors: | Massachusetts Institute of Technology. Computer Science and Artificial Intelligence Laboratory |
Format: | Article |
Language: | en_US |
Published: |
2010
|
Online Access: | http://hdl.handle.net/1721.1/59832 https://orcid.org/0000-0001-8253-7714 https://orcid.org/0000-0001-5490-2323 |
Similar Items
-
Directoryless shared memory coherence using execution migration
by: Lis, Mieszko, et al.
Published: (2012) -
Scalable directoryless shared memory coherence using execution migration
by: Lis, Mieszko, et al.
Published: (2010) -
Library Cache Coherence
by: Shim, Keun Sup, et al.
Published: (2011) -
Scalable, accurate multicore simulation in the 1000-core era
by: Lis, Mieszko, et al.
Published: (2012) -
Path-diverse In-order Routing
by: Lis, Mieszko, et al.
Published: (2010)