A 0.13[mu]m CMOS 78dB SNDR 87mW 20MHz BW CT [Delta Sigma] ADC with VCO-based integrator and quantizer
In this paper we demonstrate a new technique that eliminates the impact of K[subscript v] nonlinearity by preserving the integral relationship of the VCO output phase to the input signal. Leveraging the VCO output phase directly precludes the need to span the entire nonlinear K[subscript v] characte...
Main Author: | Park, Matthew |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2010
|
Online Access: | http://hdl.handle.net/1721.1/60071 |
Similar Items
-
A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time Delta Sigma ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 mu m CMOS
by: Park, Matthew, et al.
Published: (2010) -
A 16-mW 1-GS/s with 49.6-dB SNDR TI-SAR ADC for software-defined radio in 65-nm CMOS
by: Qiu, Lei, et al.
Published: (2019) -
A 98.6 dB SNDR SAR ADC with a mismatch error shaping technique implemented with double sampling
by: Yang, Chuanshi, et al.
Published: (2022) -
A 99.82-dB SNDR 10kHz-BW second-order discrete-time ∆𝚺 modulator with enhanced noise-coupling and stage-sharing technique
by: Lu, Jiaju
Published: (2024) -
A 4th order continuous-time [Delta] [Epsilon] ADC with VCO-based integrator and quantizer
by: Park, Matthew Jeremiah
Published: (2009)