A fractionally spaced linear receive equalizer with voltage-to-time conversion
link to article page on IEEE
Main Authors: | Stojanovic, Vladimir Marko, Song, Sanquan, Kim, Byungsub |
---|---|
Other Authors: | Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science |
Format: | Article |
Language: | en_US |
Published: |
Institute of Electrical and Electronics Engineers
2011
|
Online Access: | http://hdl.handle.net/1721.1/60403 |
Similar Items
-
Fractionally spaced equalization for high-speed links
by: Song, Sanquan, 1980-
Published: (2011) -
A 4Gb/s/ch 356fJ/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm CMOS
by: Stojanovic, Vladimir Marko, et al.
Published: (2010) -
An energy-efficient equalized transceiver for RC-dominant channels
by: Kim, Byungsub, et al.
Published: (2012) -
Designing Energy-Efficient Low-Diameter On-chip Networks with Equalized Interconnects
by: Joshi, Ajay J., et al.
Published: (2010) -
Equalized on-chip interconnect : modeling, analysis, and design
by: Kim, Byungsub, 1978-
Published: (2010)