BOOM: Broadcast Optimizations for On-chip Meshes
Future many-core chips will require an on-chip network that can support broadcasts and multicasts at good power-performance. A vanilla on-chip network would send multiple unicast packets for each broadcast packet, resulting in latency, throughput and power overheads. Recent research in on-chip multi...
Main Authors: | Krishna, Tushar, Beckmann, Bradford M., Peh, Li-Shiuan, Reinhardt, Steven K. |
---|---|
Other Authors: | Li-Shiuan Peh |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/61695 |
Similar Items
-
Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures
by: Agarwal, Anant, et al.
Published: (2008) -
An Implementation of Multi-Chip Architecture for Real-Time Ray Tracing Based on Parallel Frame Rendering
by: Jinyoung Lee, et al.
Published: (2021-01-01) -
Fleets: Scalable Services in a Factored Operating System
by: Wentzlaff, David, et al.
Published: (2011) -
Designing Energy-Efficient Low-Diameter On-chip Networks with Equalized Interconnects
by: Joshi, Ajay J., et al.
Published: (2010) -
Library Cache Coherence
by: Shim, Keun Sup, et al.
Published: (2011)